


Pr
Z0

The Z80 DAFT (Dual-Channel Asynchronous Receiver

GENERAL DESCRIPTION



RCOM) DC2

DC CHARACTERISTICS


Symbol	Parameter	Min	Max	Units	Test Conditions
V_{IC}	Clock Input Low Voltage	-0.2 ^a	+0.45 ^a	V	
V_{IC}	Clock Input High Voltage	+0.8 ^a	+5.5 ^a	V	
V_{IL}	Input Low Voltage	-0.2 ^a	+0.8 ^a	V	
V_{IH}	Input High Voltage	+2.0 ^a	+5.5 ^a	V	
V_{OL}	Output Low Voltage	-0.2 ^a	+0.45 ^a	V	
V_{OH}	Output High Voltage	+2.4 ^a	+5.5 ^a	V	
I_{OL}	Input/Output Low Current	-10 ^a	+10 ^a	µA	$V_{CC} = 2.0$ mA $0.4 < V_{IC} < 2.4$ V
I_{OH}	Input/Output High Current	-10 ^a	+10 ^a	µA	
I_{CC}	Power Supply Current	-40 ^a	100 ^a	mA	

^a $V_{CC} = 0V$ to $V_{IC} = +5V$, $V_{IC} = -0.2V$ to $+5.5V$
^b Tested
^c Guaranteed by Design
^d Guaranteed by Characterization

AC CHARACTERISTICS^a

Number	Symbol	Parameter	Min	Max	Units	Test Conditions
1	T_{DC}	Clock Cycle Time	250 ^a	4000 ^a	ns	180 ^a 4000 ^a
2	T_{WH}	Clock Width (High)	105 ^a	2000 ^a	ns	70 ^a 2000 ^a
3	T_{WC}	Clock Fall Time	30 ^a	30 ^a	ns	15 ^a
4	T_{WC}	Clock Rise Time	30 ^a	30 ^a	ns	15 ^a
5	T_{DC}	Clock Width (Low)	105 ^a	2000 ^a	ns	70 ^a 2000 ^a
6	T_{DQ}	CE, $\overline{C/L}$, $\overline{B/L}$ to Clock Setup Time	145 ^a	80 ^a	ns	
7	T_{DQ}	$\overline{C/L}$, $\overline{B/L}$ to Clock Hold Time	115 ^a	80 ^a	ns	
8	T_{DQ}	Clock to Data Out Delay	220 ^a	150 ^a	ns	
9	T_{DQ}	Data In to Clock Setup (Write or M1 Cycle)	50 ^a	30 ^a	ns	
10	T_{DQ}	$\overline{B/L}$ to Data Out Read Delay	110 ^a	90 ^a	ns	
11	T_{DQ}	$\overline{C/L}$ to Data Out Delay (Read Cycle)	160 ^a	100 ^a	ns	
12	T_{DQ}	$\overline{B/L}$ to Clock Setup Time	90 ^a	75 ^a	ns	
13	T_{DQ}	$\overline{B/L}$ to $\overline{C/L}$ Setup Time (Read Cycle)	140 ^a	120 ^a	ns	
14	T_{DQ}	$\overline{B/L}$ to $\overline{C/L}$ Delay (Internal Data M1)	180 ^a	160 ^a	ns	
15	T_{DQ}	$\overline{B/L}$ to $\overline{C/L}$ Delay (After ED Decodes)	100 ^a	70 ^a	ns	
16	T_{DQ}	$\overline{B/L}$ to $\overline{C/L}$ Delay	100 ^a	70 ^a	ns	
17	T_{DQ}	Clock to $\overline{B/L}$ Delay	200 ^a	150 ^a	ns	
18	T_{DQ}	$\overline{C/L}$ to $\overline{B/L}$ Delay (Ready Mode)	210 ^a	175 ^a	ns	
19	T_{DQ}	Clock to $\overline{B/L}$ Delay (Ready Mode)	120 ^a	100 ^a	ns	
20	T_{DQ}	Clock to $\overline{B/L}$ Read Delay (Ready Mode)	130 ^a	110 ^a	ns	

^a Units in microseconds (µs)
^b Tested
^c Guaranteed by Design
^d Guaranteed by Characterization



AC CHARACTERISTICS (Continued)

Number	Symbol	Parameter	Min	Max	Units	Test Conditions
1	T_{WH}	Pulse Width (High)	200 ^a	200 ^a	ns	
2	T_{WH}	Pulse Width (Low)	200 ^a	200 ^a	ns	
3	T_{WC}	CE Cycle Time	400 ^a	300 ^a	ns	
4	T_{WC}	CE Width (Low)	180 ^a	100 ^a	ns	
5	T_{WC}	CE Width (High)	180 ^a	100 ^a	ns	
6	T_{DQ}	$\overline{C/L}$ to $\overline{B/L}$ Delay	300 ^a	220 ^a	ns	
7	T_{DQ}	$\overline{C/L}$ to $\overline{B/L}$ Delay (Ready Mode)	5 ^a	5 ^a	ns	
8	T_{DQ}	$\overline{C/L}$ to $\overline{B/L}$ Delay	5 ^a	5 ^a	ns	
9	T_{DQ}	CE Cycle Time	400 ^a	300 ^a	ns	
10	T_{DQ}	CE Width (Low)	180 ^a	100 ^a	ns	
11	T_{DQ}	CE Width (High)	180 ^a	100 ^a	ns	
12	T_{DQ}	Read to $\overline{C/L}$ Setup Time (Ready Mode)	0 ^a	0 ^a	ns	
13	T_{DQ}	Read Hold Time (Ready Mode)	140 ^a	100 ^a	ns	
14	T_{DQ}	$\overline{C/L}$ to $\overline{B/L}$ Delay (Ready Mode)	10 ^a	13 ^a	ns	
15	T_{DQ}	$\overline{C/L}$ to $\overline{B/L}$ Delay	10 ^a	13 ^a	ns	

^a In all modes, the system clock rate must be at least five times the maximum data rate. RESET must be active a minimum of one complete clock cycle.
¹ Units equal to System Clock Period.
² Units in microseconds (µs)
^b Tested
^c Guaranteed by Design
^d Guaranteed by Characterization

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ZiLOG:

[Z0847006PSG](#) [Z0847004PSG](#)