



Programmable System-on-Chip (PSo

General Description

PSoC® 4 is a scalable and reconfigurable platform architecture for a family of programmable embedded system controllers with an ARM® Cortex®-M0 CPU. It combines programmable and reconfigurable analog and digital blocks with flexible automatic routing. The PSoC 4200-L product family, based on this platform, is a combination of a microcontroller with digital programmable logic, programmable analog, programmable interconnect, secure expansion of memory off-chip, high-performance analog-to-digital conversion, opamps with Comparator mode, and standard communication and timing peripherals. The PSoC 4200-L products will be fully compatible with members of the PSoC 4 platform for new applications and design needs. The programmable analog and digital subsystems allow flexibility and in-field tuning of the design.

Features

32-bit MCU Subsystem

- 48 MHz ARM Cortex-M0 CPU with single-cycle multiply
- Up to 256 kB of flash with Read Accelerator
- Up to 32 kB of SRAM
- DMA engine with 32 channels

Programmable Analog

- Four opamps that operate in Deep Sleep mode at very low current levels
- All opamps have reconfigurable high current pin-drive, high-bandwidth internal drive, ADC input buffering, and Comparator modes with flexible connectivity allowing input connections to any pin
- Four current DACs (IDACs) for general-purpose or capacitive sensing applications on any pin
- Two low-power comparators that operate in Deep Sleep mode

Programmable Digital

- Eight programmable logic blocks, each with 8 Macrocells and an 8-bit data path (called universal digital blocks or UDBs)
- Cypress-provided peripheral component library, user-defined state machines, and Verilog input

Low Power 1.71 V to 5.5 V Operation

- 20-nA Stop Mode with GPIO pin wakeup
- Hibernate and Deep Sleep modes allow wakeup-time versus power trade-offs

Capacitive Sensing

- Two Cypress Capacitive Sigma-Delta (CSD) blocks provide best-in-class SNR (>5:1) and water tolerance
- Cypress-supplied software component makes capacitive sensing design easy
- Automatic hardware tuning (SmartSense[™])

Segment LCD Drive

- LCD drive supported on any pin with up to a maximum of 64 outputs (common or segment)
- Operates in Deep Sleep mode with 4 bits per pin memory

Serial Communication

- Four independent run-time reconfigurable serial communication blocks (SCBs) with reconfigurable I²C, SPI, or UART functionality
- USB Full-Speed device interface 12 Mbits/sec with Battery Charger Detect capability
- Two independent CAN blocks for industrial and automotive networking

Timing and Pulse-Width Modulation

- Eight 16-bit timer/counter pulse-width modulator (TCPWM) blocks
- Center-aligned, Edge, and Pseudo-random modes
- Comparator-based triggering of Kill signals for motor drive and other high-reliability digital logic applications

Up to 98 Programmable GPIOs

- 124-ball VFBGA, 64-pin TQFP, 48-pin TQFP, and 68-pin QFN packages
- Any of up to 94 GPIO pins can be CapSense, analog, or digital
- Drive modes, strengths, and slew rates are programmable

PSoC Creator Design Environment

- Integrated Development Environment (IDE) provides schematic design entry and build (with analog and digital automatic routing)
- Applications Programming Interface (API component) for all fixed-function and programmable peripherals

Industry-Standard Tool Compatibility

■ After schematic entry, development can be done with ARM-based industry-standard development tools

Cypress Semiconductor Corporation 198 Champion Court Document Number: 001-91686 Rev. *H Revised April 27, 2017



More Information

Cypress provides a wealth of data at www.cypress.com to help you to select the right PSoC device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the knowledge base article KBA86521, How to Design with PSoC 3, PSoC 4, and PSoC 5LP. Following is an abbreviated list for PSoC 4:

- Overview: PSoC Portfolio, PSoC Roadmap
- Product Selectors: PSoC 1, PSoC 3, PSoC 4, PSoC 5LP In addition, PSoC Creator includes a device selection tool.
- Application notes: Cypress offers a large number of PSoC application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with PSoC 4 are:
 - □ AN79953: Getting Started With PSoC 4
 - □ AN88619: PSoC 4 Hardware Design Considerations
 - □ AN86439: Using PSoC 4 GPIO Pins
 - □ AN57821: Mixed Signal Circuit Board Layout
 - □ AN81623: Digital Design Best Practices
 - □ AN73854: Introduction To Bootloaders
 - □ AN89610: ARM Cortex Code Optimization

- Technical Reference Manual (TRM) is in two documents:
 - $\hfill \square$ Architecture TRM details each PSoC 4 functional block.
 - □ Registers TRM describes each of the PSoC 4 registers.
- Development Kits:
 - □ CY8CKIT-042, PSoC 4 Pioneer Kit, is an easy-to-use and inexpensive development platform. This kit includes connectors for Arduino™ compatible shields and Digilent® Pmod™ daughter cards.
 - □ CY8CKIT-049 is a very low-cost prototyping platform. It is a low-cost alternative to sampling PSoC 4 devices.
 - CY8CKIT-001 is a common development platform for any one of the PSoC 1, PSoC 3, PSoC 4, or PSoC 5LP families of devices.

The MiniProg3 device provides an interface for flash programming and debug.

PSoC Creator

PSoC Creator is a free Windows-based Integrated Design Environment (IDE). It enables concurrent hardware and firmware design of PSoC 3, PSoC 4, and PSoC 5LP based systems. Create designs using classic, familiar schematic capture supported by over 100 pre-verified, production-ready PSoC Components; see the list of component datasheets. With PSoC Creator, you can:

- 1. Drag and drop component icons to build your hardware system design in the main design workspace
- Codesign your application firmware with the PSoC hardware, using the PSoC Creator IDE C compiler
- 3. Configure components using the configuration tools
- 4. Explore the library of 100+ components
- 5. Review component datasheets




Figure 1. Multiple-Sensor Example Project in PSoC Creator Contents

Document Number: 001-91686 Rev. *H Page 2 of 46



Contents

PSoC 4200-L Block Diagram	4
Functional Definition	5
CPU and Memory Subsystem	5
System Resources	5
Analog Blocks	6
Programmable Digital	7
Fixed Function Digital	8
GPIO	9
SIO	9
Special Function Peripherals	9
Pinouts	10
Power	15
Unregulated External Supply	15
Regulated External Supply	
Development Support	
Documentation	16
Online	16
Tools	
Electrical Specifications	17
Absolute Maximum Ratings	17

Device Level Specifications	17
Analog Peripherals	21
Digital Peripherals	26
Memory	29
System Resources	30
•	37
Part Numbering Conventions	38
Packaging	39
Acronyms	42
Document Conventions	44
Units of Measure	44
Revision History	45
Sales, Solutions, and Legal Information	46
Worldwide Sales and Design Support	46
Products	46
PSoC® Solutions	46
Cypress Developer Community	46
• • • • • • • • • • • • • • • • • • • •	16






Figure 2. Block Diagram

PSoC 4200-L Block Diagram

The PSoC 4200-L devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The ARM Serial_Wire Debug (SWD) interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC Creator Integrated Development Environment (IDE) provides fully integrated programming and debug support for PSoC 4200-L devices. The SWD interface is fully compatible with industry-standard third-party tools. The PSoC 4200-L family provides a level of security not possible with multi-chip application solutions or with microcontrollers. This is due to its ability

to disable debug features, robust flash protection, and because it allows customer-proprietary functionality to be implemented in on-chip programmable blocks.

The debug circuits are enabled by default and can only be disabled in firmware. If not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables debugging.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. Because all programming, debug, and test interfaces are disabled when maximum device security is enabled, PSoC 4200-L with device security enabled may not be returned for failure analysis. This is a trade-off the PSoC 4200-L allows the customer to make.

Document Number: 001-91686 Rev. *H



Functional Definition

CPU and Memory Subsystem

CPU

The Cortex-M0 CPU in the PSoC 4200-L is part of the 32-bit MCU subsystem, which is optimized for low-power operation with extensive clock gating. Most instructions are 16 bits in length and execute a subset of the Thumb-2 instruction set. This enables fully compatible binary upward migration of the code to higher performance processors such as the Cortex-M3 and M4, thus enabling upward compatibility. The Cypress implementation includes a hardware multiplier that provides a 32-bit result in one cycle. It includes a nested vectored interrupt controller (NVIC) block with 32 interrupt inputs and also includes a Wakeup Interrupt Controller (WIC), which can wake the processor up from the Deep Sleep mode allowing power to be switched off to the main processor when the chip is in the Deep Sleep mode. The Cortex-M0 CPU provides a Non-Maskable Interrupt (NMI) input, which is made available to the user when it is not in use for system functions requested by the user.

The CPU also includes a debug interface, the serial wire debug (SWD) interface, which is a 2-wire form of JTAG; the debug configuration used for PSoC 4200-L has four break-point (address) comparators and two watchpoint (data) comparators.

Flash

The PSoC 4200-L has a flash module with a flash accelerator, tightly coupled to the CPU to improve average access times from the flash block. The flash block is designed to deliver 2 wait-state (WS) access time at 48 MHz and with 1-WS access time at 24 MHz. The flash accelerator delivers 85% of single-cycle SRAM access performance on average. Part of the flash module can be used to emulate EEPROM operation if required.

SRAM

SRAM memory is retained during Hibernate.

SROM

A supervisory ROM that contains boot and configuration routines is provided.

DMA

A DMA engine is provided that can do 32-bit transfers and has chainable ping-pong descriptors.

System Resources

Power System


The power system is described in detail in the section Power on page 15. It provides assurance that voltage levels are as required for each respective mode and either delay mode entry (on power-on reset (POR), for example) until voltage levels are as required for proper function or generate resets (brown-out detect (BOD)) or interrupts (low voltage detect (LVD)). The PSoC 4200-L operates with a single external supply over the range of 1.71 to 5.5 V and has five different power modes, transitions between which are managed by the power system. The PSoC 4200-L provides Sleep, Deep Sleep, Hibernate, and Stop low-power modes.

Clock System

The PSoC 4200-L clock system is responsible for providing clocks to all subsystems that require clocks and for switching between different clock sources without glitching. In addition, the clock system ensures that no meta-stable conditions occur.

The clock system for the PSoC 4200-L consists of a crystal oscillator (4 to 33 MHz), a watch crystal oscillator (32 kHz), a phase-locked loop (PLL), the IMO and the ILO internal oscillators, and provision for an external clock.

Figure 3. PSoC 4200-L MCU Clocking Architecture



The clk_hf signal can be divided down to generate synchronous clocks for the UDBs, and the analog and digital peripherals. There are a total of 16 clock dividers for the PSoC 4200-L, each with 16-bit divide capability; this allows 12 to be used for the fixed-function blocks and four for the UDBs. The analog clock leads the digital clocks to allow analog events to occur before digital clock-related noise is generated. The 16-bit capability allows a lot of flexibility in generating fine-grained frequency values and is fully supported in PSoC Creator.

IMO Clock Source

The IMO is the primary source of internal clocking in the PSoC 4200-L. It is trimmed during testing to achieve the specified accuracy. Trim values are stored in nonvolatile latches (NVL). Additional trim settings from flash can be used to compensate for changes. The IMO default frequency is 24 MHz and it can be adjusted between 3 to 48 MHz in steps of 1 MHz. IMO tolerance with Cypress-provided calibration settings is ±2%.

ILO Clock Source

The ILO is a very low power oscillator, nominally 32 kHz, which is primarily used to generate clocks for peripheral operation in Deep Sleep mode. ILO-driven counters can be calibrated to the IMO to improve accuracy. Cypress provides a software component, which does the calibration.

Crystal Oscillators and PLL

The PSoC 4200-L clock subsystem also implements two oscillators: high-frequency (4 to 33 MHz) and low-frequency (32-kHz watch crystal) that can be used for precision timing applications. The PLL can generate a 48-MHz output from the high-frequency oscillator.

Document Number: 001-91686 Rev. *H



Watchdog Timer

A watchdog timer is implemented in the clock block running from the ILO; this allows watchdog operation during Deep Sleep and generates a watchdog reset if not serviced before the timeout occurs. The watchdog reset is recorded in the Reset Cause register.

Reset

The PSoC 4200-L can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through reset and allows software to determine the cause of the reset. An XRES pin is reserved for external reset to avoid complications with configuration and multiple pin functions during power-on or reconfiguration.

Voltage Reference

The PSoC 4200-L reference system generates all internally required references. A 1% voltage reference spec is provided for the 12-bit ADC. To allow better signal-to-noise ratios (SNR) and better absolute accuracy, it is possible to add an external bypass capacitor to the internal reference using a GPIO pin or to use an external reference for the SAR.

Analog Blocks

12-bit SAR ADC

The 12-bit, 1-Msps SAR ADC can operate at a maximum clock rate of 18 MHz and requires a minimum of 18 clocks at that frequency to do a 12-bit conversion.

The block functionality is augmented for the user by adding a reference buffer to it (trimmable to ±1%) and by providing the choice (for the PSoC 4200-L case) of three internal voltage refer-

ences: V_{DD} , $V_{DD}/2$, and V_{REF} (nominally 1.024 V) as well as an external reference through a GPIO pin. The Sample-and-Hold (S/H) aperture is programmable allowing the gain bandwidth requirements of the amplifier driving the SAR inputs, which determine its settling time, to be relaxed if required. The system performance will be 65 dB for true 12-bit precision if appropriate references are used and system noise levels permit. To improve performance in noisy conditions, it is possible to provide an external bypass (through a fixed pin location) for the internal reference amplifier.

The SAR is connected to a fixed set of pins through an 8-input sequencer (expandable to 16 inputs). The sequencer cycles through selected channels autonomously (sequencer scan) and does so with zero switching overhead (that is, the aggregate sampling bandwidth is equal to 1 Msps, whether it is for a single channel or distributed over several channels). The sequencer switching is effected through a state machine or through firmware-driven switching. A feature provided by the sequencer is buffering of each channel to reduce CPU interrupt service requirements. To accommodate signals with varying source impedance and frequency, it is possible to have different sample times programmable for each channel. In addition, the signal range specification through a pair of range registers (low and high range values) is implemented with a corresponding out-of-range interrupt if the digitized value exceeds the programmed range; this allows fast detection of out-of-range values without the necessity of having to wait for a sequencer scan to be completed and the CPU to read the values and check for out-of-range values in software.

The SAR is able to digitize the output of the on-board temperature sensor for calibration and other temperature-dependent functions. The SAR is not available in Deep Sleep and Hibernate modes as it requires a high-speed clock (up to 18 MHz). The SAR operating range is 1.71 to 5.5 V.

AHB System Bus and Programmable Logic Interconnect SARSEQ Sequencing and Control Data and Status Flags POS 8 SARADC minus Port 2 (8 inputs) SARMUX NFG External Reference Selection and **Bypass** (optional) VDDD Inputs from other Ports

Figure 4. SAR ADC System Diagram

Document Number: 001-91686 Rev. *H Page 6 of 46




Analog Multiplex Bus

The PSoC4200-L has two concentric analog buses (Analog Mux Bus A and Analog Mux Bus B) that circumnavigate the periphery of the chip. These buses can transport analog signals from any pin to various analog blocks (including the opamps) and to the CapSense blocks allowing, for instance, the ADC to monitor any pin on the chip. These buses are independent and can also be split into three independent sections. This allows one section to be used for CapSense purposes, one for general analog signal processing, and the third for general-purpose digital peripherals and GPIO.

Four Opamps (CTBm Blocks)

The PSoC 4200-L has four opamps with Comparator modes, which allow most common analog functions to be performed on-chip eliminating external components; PGAs, voltage buffers, filters, trans-impedance amplifiers, and other functions can be realized with external passives saving power, cost, and space. The on-chip opamps are designed with enough bandwidth to drive the Sample-and-Hold circuit of the ADC without requiring external buffering. The opamps can operate in the Deep Sleep mode at very low power levels. The following diagram shows one of two identical opamp pairs of the opamp subsystem.

Figure 5. Identical Opamp Pairs in Opamp Subsystem



The ovals in Figure 5 represent analog switches, which may be controlled via user firmware, the SAR sequencer, or user-defined programmable logic. The opamps (OA0 and OA1) are configurable via these switches to perform all standard opamp functions with appropriate feedback components.

The opamps (OA0 and OA1) are programmable and reconfigurable to provide standard opamp functionality via switchable feedback components, unity gain functionality for driving pins directly, or for internal use (such as buffering SAR ADC inputs as indicated in the diagram), or as true comparators.

The opamp inputs provide highly flexible connectivity and can connect directly to dedicated pins or, via the analog mux buses,

to any pin on the chip. Analog switch connectivity is controllable by user firmware as well as user-defined programmable digital state machines (implemented via UDBs).

The opamps operate in Deep Sleep mode at very low currents allowing analog circuits to remain operational during Deep Sleep.

Temperature Sensor

The PSoC 4200-L has one on-chip temperature sensor. This consists of a diode, which is biased by a current source that can be disabled to save power. The temperature sensor is connected to the ADC, which digitizes the reading and produces a temperature value using Cypress-supplied software that includes calibration and linearization.

Low-power Comparators


The PSoC 4200-L has a pair of low-power comparators, which can also operate in the Deep Sleep and Hibernate modes. This allows the analog system blocks to be disabled while retaining the ability to monitor external voltage levels during low-power modes. The comparator outputs are normally synchronized to avoid meta-stability unless operating in an asynchronous power mode (Hibernate) where the system wake-up circuit is activated by a comparator switch event.

Programmable Digital

Universal Digital Blocks (UDBs) and Port Interfaces

The PSoC 4200-L has eight UDBs; the UDB array also provides a switched Digital System Interconnect (DSI) fabric that allows signals from peripherals and ports to be routed to and through the UDBs for communication and control. The UDB array is shown in the following figure.

Figure 6. UDB Array



Document Number: 001-91686 Rev. *H



UDBs can be clocked from a clock divider block, from a port interface (required for peripherals such as SPI), and from the DSI network directly or after synchronization.

A port interface is defined, which acts as a register that can be clocked with the same source as the PLDs inside the UDB array. This allows faster operation because the inputs and outputs can be registered at the port interface close to the I/O pins and at the edge of the array. The port interface registers can be clocked by one of the I/Os from the same port. This allows interfaces such

as SPI to operate at higher clock speeds by eliminating the delay for the port input to be routed over DSI and used to register other inputs. The port interface is shown in Figure 7.

The UDBs can generate interrupts (one UDB at a time) to the interrupt controller. The UDBs retain the ability to connect to any pin on the chip through the DSI.




Figure 7. Port Interface

Fixed Function Digital

Timer/Counter/PWM (TCPWM) Block

The TCPWM block consists of four 16-bit counters with user-programmable period length. There is a Capture register to record the count value at the time of an event (which may be an I/O event), a period register which is used to either stop or auto-reload the counter when its count is equal to the period register, and compare registers to generate compare value signals, which are used as PWM duty cycle outputs. The block also provides true and complementary outputs with programmable offset between them to allow use as deadband programmable complementary PWM outputs. It also has a Kill input to force outputs to a predetermined state; for example, this is used in motor drive systems when an overcurrent state is indicated and the PWMs driving the FETs need to be shut off immediately with no time for software intervention. The PSoC 4200-L has eight TCPWM blocks.

Serial Communication Blocks (SCB)

The PSoC 4200-L has four SCBs, which can each implement an I^2 C, UART, or SPI interface.

I²C Mode: The hardware I²C block implements a full multi-master and slave interface (it is capable of multimaster arbitration). This block is capable of operating at speeds of up to 1 Mbps (Fast Mode Plus) and has flexible buffering options to reduce interrupt overhead and latency for the CPU. It also supports EzI2C that creates a mailbox address range in the memory of the PSoC 4200-L and effectively reduces I²C communication to reading from and writing to an array in memory. In

addition, the block supports an 8-deep FIFO for receive and transmit which, by increasing the time given for the CPU to read data, greatly reduces the need for clock stretching caused by the CPU not having read data on time. The FIFO mode is available in all channels and is very useful in the absence of DMA.

The I^2C peripheral is compatible with the I^2C Standard-mode, Fast-mode, and Fast-mode Plus devices as defined in the NXP I^2C -bus specification and user manual (UM10204). The I^2C bus I/O is implemented with GPIO in open-drain modes.

UART Mode: This is a full-feature UART operating at up to 1 Mbps. It supports automotive single-wire interface (LIN), infrared interface (IrDA), and SmartCard (ISO7816) protocols, all of which are minor variants of the basic UART protocol. In addition, it supports the 9-bit multiprocessor mode that allows addressing of peripherals connected over common RX and TX lines. Common UART functions such as parity error, break detect, and frame error are supported. An 8-deep FIFO allows much greater CPU service latencies to be tolerated.

SPI Mode: The SPI mode supports full Motorola SPI, TI SSP (essentially adds a start pulse used to synchronize SPI Codecs), and National Microwire (half-duplex form of SPI). The SPI block can use the FIFO.

USB Device

A Full-speed USB 2.0 device interface is provided. It has a Control endpoint and eight other endpoints. The interface has a USB transceiver and can be operated from the IMO obviating the need for a crystal oscillator.

Document Number: 001-91686 Rev. *H Page 8 of 46



CAN Blocks

There are two independent CAN 2.0B blocks, which are certified CAN conformant.

GPIO

The PSoC 4200-L has 96 GPIOs. The GPIO block implements the following:

- Eight drive strength modes including strong push-pull, resistive pull-up and pull-down, weak (resistive) pull-up and pull-down, open drain and open source, input only, and disabled
- Input threshold select (CMOS or LVTTL)
- Individual control of input and output disables
- Hold mode for latching previous state (used for retaining I/O state in Deep Sleep mode and Hibernate modes)
- Selectable slew rates for dV/dt related noise control to improve EMI

The pins are organized in logical entities called ports, which are 8-bit in width. During power-on and reset, the blocks are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as a high-speed I/O matrix is used to multiplex between various signals that may connect to an I/O pin. Pin locations for fixed-function peripherals are also fixed to reduce internal multiplexing complexity (these signals do not go through the DSI network). DSI signals are not affected by this and any pin may be routed to any UDB through the DSI network.

Data output and pin state registers store, respectively, the values to be driven on the pins and the states of the pins themselves.

Every I/O pin can generate an interrupt if so enabled and each I/O port has an interrupt request (IRQ) and interrupt service routine (ISR) vector associated with it (13 for PSoC 4200-L).

There are 14 GPIO pins that are overvoltage tolerant (V_{IN} can exceed V_{DD}). The overvoltage cells will not sink more than 10 μ A when their inputs exceed V_{DDIO} in compliance with I²C specifications. Meeting the I²C minimum fall time requirement for FM and FM+ may require the slower slew rate setting depending on bus loading (also applies to all GPIO and SIO pins).

SIO

The Special I/O (SIO) pins have the following features in addition to the GPIO features:

- Overvoltage protection and hot swap capability
- Programmable switching thresholds
- Programmable output pull-up voltage capability

They allow interfacing to buses, such as I²C with full I²C compatibility and interfacing to devices operating at different voltage levels. There are two SIO pins on the PSoC4200-L.

Special Function Peripherals

LCD Segment Drive

The PSoC 4200-L has an LCD controller, which can drive up to eight commons and up to 56 segments. Any pin can be either a common or a segment pin. It uses full digital methods to drive the LCD segments requiring no generation of internal LCD voltages. The two methods used are referred to as digital correlation and PWM.

Digital correlation pertains to modulating the frequency and levels of the common and segment signals to generate the highest RMS voltage across a segment to light it up or to keep the RMS signal zero. This method is good for STN displays but may result in reduced contrast with TN (cheaper) displays.

PWM pertains to driving the panel with PWM signals to effectively use the capacitance of the panel to provide the integration of the modulated pulse-width to generate the desired LCD voltage. This method results in higher power consumption but can result in better results when driving TN displays. LCD operation is supported during Deep Sleep refreshing a small display buffer (4 bits; 1 32-bit register per port).

CapSense

CapSense is supported on all pins in the PSoC 4200-L through two CapSense Sigma-Delta (CSD) blocks that can be connected to any pin through an analog mux bus that any GPIO pin can be connected to via an Analog switch. CapSense function can thus be provided on any pin or group of pins in a system under software control. A component is provided for the CapSense block to make it easy for the user.

Shield voltage can be driven on another Mux Bus to provide water tolerance capability. Water tolerance is provided by driving the shield electrode in phase with the sense electrode to keep the shield capacitance from attenuating the sensed input.

Each CapSense block has two IDACs which can be used for general purposes if CapSense is not being used.(both IDACs are available in that case) or if CapSense is used without water tolerance (one IDAC is available). The two CapSense blocks can be used independently.

Document Number: 001-91686 Rev. *H Page 9 of 46



Pinouts

The following is the pin list for the PSoC 4200-L.

1	24-BGA		68-QFN	(64-TQFP	4	8-TQFP	48-	TQFP-USB
Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
H13	P0.0	42	P0.0	39	P0.0	28	P0.0	28	P0.0
H12	P0.1	43	P0.1	40	P0.1	29	P0.1	29	P0.1
G13	P0.2	44	P0.2	41	P0.2	30	P0.2	30	P0.2
G12	P0.3	45	P0.3	42	P0.3	31	P0.3	31	P0.3
K10	VSSD								
G11	P0.4	46	P0.4	43	P0.4	32	P0.4	32	P0.4
F13	P0.5	47	P0.5	44	P0.5	33	P0.5	33	P0.5
F12	P0.6	48	P0.6	45	P0.6	34	P0.6	34	P0.6
F11	P0.7	49	P0.7	46	P0.7	35	P0.7	35	P0.7
E13	P8.0								
E12	P8.1								
E11	P8.2								
D13	P8.3								
D12	P8.4								
C13	P8.5								
C12	P8.6								
B12	P8.7								
C11	XRES	50	XRES	47	XRES	36	XRES	36	XRES
A12	VCCD	51	VCCD	48	VCCD	37	VCCD	37	VCCD
D10	VSSD	52	VSSD	49	VSSD	38	VSSD	38	VSSD
B13	VDDD	53	VDDD	50	VDDD	39	VDDD	39	VDDD
A13	VDDD	53	VDDD	50	VDDD	39	VDDD	39	VDDD
A11	P9.0								
B11	P9.1								
A10	P9.2								
B10	P9.3								
C10	P9.4								
A9	P9.5								
В9	P9.6								
C9	P9.7								
						40	VDDA	40	VDDA
C8	P5.0	54	P5.0	51	P5.0				
В8	P5.1	55	P5.1	52	P5.1				
A8	P5.2	56	P5.2	53	P5.2				
A7	P5.3	57	P5.3	54	P5.3				
B7	P5.4	58	P5.4						
C7	P5.5	59	P5.5	55	P5.5				
A6	P5.6								
В6	P5.7								
A2	VDDA	60	VDDA	56	VDDA	40	VDDA	40	VDDA
B2	VDDA	60	VDDA	56	VDDA	40	VDDA	40	VDDA

Document Number: 001-91686 Rev. *H Page 10 of 46



	124-BGA		68-QFN		64-TQFP		48-TQFP	48-TQFP-USB		
Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	
C3	VSSA	61	VSSA	57	VSSA	41	VSSA	41	VSSA	
C5	P1.0	62	P1.0	58	P1.0	42	P1.0	42	P1.0	
B5	P1.1	63	P1.1	59	P1.1	43	P1.1	43	P1.1	
A5	P1.2	64	P1.2	60	P1.2	44	P1.2	44	P1.2	
A4	P1.3	65	P1.3	61	P1.3	45	P1.3	45	P1.3	
B4	P1.4	66	P1.4	62	P1.4	46	P1.4	46	P1.4	
C4	P1.5	67	P1.5	63	P1.5	47	P1.5	47	P1.5	
A3	P1.6	68	P1.6	64	P1.6	48	P1.6	48	P1.6	
В3	P1.7	1	P1.7/VREF	1	P1.7/VREF	1	P1.7/VREF	1	P1.7/VREF	
B1	VREF	1	P1.7/VREF	1	P1.7/VREF	1	P1.7/VREF	1	P1.7/VREF	
C3	VSSA									
D4	VSSA									
B2	VDDA									
C1	P2.0	2	P2.0	2	P2.0	2	P2.0	2	P2.0	
C2	P2.1	3	P2.1	3	P2.1	3	P2.1	3	P2.1	
D1	P2.2	4	P2.2	4	P2.2	4	P2.2	4	P2.2	
D2	P2.3	5	P2.3	5	P2.3	5	P2.3	5	P2.3	
D3	P2.4	6	P2.4	6	P2.4	6	P2.4	6	P2.4	
E1	P2.5	7	P2.5	7	P2.5	7	P2.5	7	P2.5	
E2	P2.6	8	P2.6	8	P2.6	8	P2.6	8	P2.6	
E3	P2.7	9	P2.7	9	P2.7	9	P2.7	9	P2.7	
K4	VSSD	10	VSSA	10	VSSA	10	VSSD	10	VSSD	
A1	VDDA	11	VDDA	11	VDDA					
F1	P10.0									
F2	P10.1									
F3	P10.2									
G1	P10.3									
G2	P10.4									
G3	P10.5									
H1	P10.6									
H2	P10.7									
K4	VSSD									
J1	P6.0	12	P6.0	12	P6.0					
J2	P6.1	13	P6.1	13	P6.1					
J3	P6.2	14	P6.2	14	P6.2					
K1	P6.3	15	P6.3							
K2	P6.4	16	P6.4/P12.0	15	P6.4/P12.0					
L1	P12.0	16	P6.4/P12.0	15	P6.4/P12.0					
L2	P12.1	17	P6.5/P12.1	16	P6.5/P12.1					
K3	P6.5	17	P6.5/P12.1	16	P6.5/P12.1	1				
L3	VSSD	18	VSSIO	17	VSSIO	10	VSSD	10	VSSD	
N2	P3.0	19	P3.0	18	P3.0	12	P3.0	12	P3.0	
M2	P3.1	20	P3.1	19	P3.1	13	P3.1	13	P3.1	
N3	P3.2	21	P3.2	20	P3.2	14	P3.2	14	P3.2	

Document Number: 001-91686 Rev. *H



	124-BGA		68-QFN		64-TQFP	4	48-TQFP	48	8-TQFP-USB
Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
M3	P3.3	22	P3.3	21	P3.3	16	P3.3	16	P3.3
N4	P3.4	23	P3.4	22	P3.4	17	P3.4	17	P3.4
M4	P3.5	24	P3.5	23	P3.5	18	P3.5	18	P3.5
N5	P3.6	25	P3.6	24	P3.6	19	P3.6	19	P3.6
M5	P3.7	26	P3.7	25	P3.7	20	P3.7	20	P3.7
M1	VDDIO	27	VDDIO	26	VDDIO	21	VDDIO	21	VDDIO
N1	VDDIO	27	VDDIO	26	VDDIO	21	VDDIO	21	VDDIO
N6	P11.0								
M6	P11.1								
L6	P11.2								
N7	P11.3								
M7	P11.4								
L7	P11.5								
N8	P11.6								
M8	P11.7								
N12	VDDIO	27	VDDIO	26	VDDIO	21	VDDIO	21	VDDIO
N13	VDDIO	27	VDDIO	26	VDDIO	21	VDDIO	21	VDDIO
L8	P4.0	28	P4.0	27	P4.0	22	P4.0	22	P4.0
N9	P4.1	29	P4.1	28	P4.1	23	P4.1		
M9	P4.2	30	P4.2	29	P4.2	24	P4.2		
N10	P4.3	31	P4.3	30	P4.3	25	P4.3		
M10	P4.4	32	P4.4	31	P4.4				
N11	P4.5	33	P4.5	32	P4.5				
M11	P4.6	34	P4.6	33	P4.6				
M12	P4.7	35	P4.7						
L11	VSSD								
L12	D+/P13.0	36	D+/P13.0	34	D+/P13.0			23	D+/P13.0
L13	D-/P13.1	37	D-/P13.1	35	D-/P13.1			24	D-/P13.1
M13	VBUS/P13.2	38	VBUS/P13.2	36	VBUS/P13.2			25	VBUS/P13.2
L9	P7.0	39	P7.0	37	P7.0	26	P7.0	26	P7.0
L10	P7.1	40	P7.1	38	P7.1	27	P7.1	27	P7.1
K13	P7.2	41	P7.2						
K12	P7.3								
K11	P7.4								
J13	P7.5								
J12	P7.6								
J11	P7.7								

Port 12 (Port pins 12.0 and 12.1) are SIO pins.

Ports 6 (Port pins P6.0..6.5) and 9 (Port pins 9.0..9.7) are overvoltage tolerant (GPIO_OVT)

Balls C6, D11, H11, H3, L4, and L5 are No Connects (NC) on the 124-BGA package. Pins 11 and 15 are NC on the 48-TQFP packages.

Document Number: 001-91686 Rev. *H Page 12 of 46



Each of the pins shown in the previous table can have multiple programmable functions as shown in the following table.

Port/Pin	Analog	PRGIO & USB	Alt. Function 1	Alt. Function 2	Alt. Function 3	Alt. Function 4	Alt. Function 5
P0.0	lpcomp.in_p[0]				can[1].can_rx:0	usb.vbus_valid	scb[0].spi_select1:3
P0.1	lpcomp.in_n[0]				can[1].can_tx:0		scb[0].spi_select2:3
P0.2	lpcomp.in_p[1]						scb[0].spi_select3:3
P0.3	lpcomp.in_n[1]						
P0.4	wco_in			scb[1].uart_rx:0		scb[1].i2c_scl:0	scb[1].spi_mosi:0
P0.5	wco_out			scb[1].uart_tx:0		scb[1].i2c_sda:0	scb[1].spi_miso:0
P0.6			srss.ext_clk:0	scb[1].uart_cts:0			scb[1].spi_clk:0
P0.7				scb[1].uart_rts:0	can[1].can_tx_enb_ n:0	srss.wakeup	scb[1].spi_select0:0
P8.0				scb[3].uart_rx:0		scb[3].i2c_scl:0	scb[3].spi_mosi:0
P8.1				scb[3].uart_tx:0		scb[3].i2c_sda:0	scb[3].spi_miso:0
P8.2				scb[3].uart_cts:0		lpcomp.comp[0]:0	scb[3].spi_clk:0
P8.3				scb[3].uart_rts:0		lpcomp.comp[1]:0	scb[3].spi_select0:0
P8.4							scb[3].spi_select1:0
P8.5							scb[3].spi_select2:0
P8.6							scb[3].spi_select3:0
P8.7							
P9.0			tcpwm.line[0]:2	scb[0].uart_rx:0		scb[0].i2c_scl:0	scb[0].spi_mosi:0
P9.1			tcpwm.line_compl[0]:2	scb[0].uart_tx:0		scb[0].i2c_sda:0	scb[0].spi_miso:0
P9.2			tcpwm.line[1]:2	scb[0].uart_cts:0			scb[0].spi_clk:0
P9.3			tcpwm.line_compl[1]:2	scb[0].uart_rts:0			scb[0].spi_select0:0
P9.4			tcpwm.line[2]:2				scb[0].spi_select1:0
P9.5			tcpwm.line_compl[2]:2				scb[0].spi_select2:0
P9.6			tcpwm.line[3]:2			scb[3].i2c_scl:3	scb[0].spi_select3:0
P9.7			tcpwm.line_compl[3]:2			scb[3].i2c_sda:3	
P5.0	ctb1_pads[0] csd[1].c_mod		tcpwm.line[4]:2	scb[2].uart_rx:0		scb[2].i2c_scl:0	scb[2].spi_mosi:0
P5.1	ctb1_pads[1] csd[1].c_sh_tank		tcpwm.line_compl[4]:2	scb[2].uart_tx:0		scb[2].i2c_sda:0	scb[2].spi_miso:0
P5.2	ctb1_pads[2] ctb1_oa0_out_10x		tcpwm.line[5]:2	scb[2].uart_cts:0		lpcomp.comp[0]:1	scb[2].spi_clk:0
P5.3	ctb1_pads[3] ctb1_oa1_out_10x		tcpwm.line_compl[5]:2	scb[2].uart_rts:0		lpcomp.comp[1]:1	scb[2].spi_select0:0
P5.4	ctb1_pads[4]		tcpwm.line[6]:2				scb[2].spi_select1:0
P5.5	ctb1_pads[5]		tcpwm.line_compl[6]:2				scb[2].spi_select2:0
P5.6	ctb1_pads[6]		tcpwm.line[7]:2				scb[2].spi_select3:0
P5.7	ctb1_pads[7]		tcpwm.line_compl[7]:2				
P1.0	ctb0_pads[0]		tcpwm.line[2]:1	scb[0].uart_rx:1		scb[0].i2c_scl:1	scb[0].spi_mosi:1
P1.1	ctb0_pads[1]		tcpwm.line_compl[2]:1	scb[0].uart_tx:1		scb[0].i2c_sda:1	scb[0].spi_miso:1
P1.2	ctb0_pads[2] ctb0_oa0_out_10x		tcpwm.line[3]:1	scb[0].uart_cts:1			scb[0].spi_clk:1
P1.3	ctb0_pads[3] ctb0_oa1_out_10x		tcpwm.line_compl[3]:1	scb[0].uart_rts:1			scb[0].spi_select0:1
P1.4	ctb0_pads[4]		tcpwm.line[6]:1				scb[0].spi_select1:1

Document Number: 001-91686 Rev. *H Page 13 of 46



Port/Pin	Analog	PRGIO & USB	Alt. Function 1	Alt. Function 2	Alt. Function 3	Alt. Function 4	Alt. Function 5
P1.5	ctb0_pads[5]		tcpwm.line_compl[6]:1				scb[0].spi_select2:1
P1.6	ctb0_pads[6]		tcpwm.line[7]:1				scb[0].spi_select3:1
P1.7	ctb0_pads[7], sar_ext_vref		tcpwm.line_compl[7]:1				
P2.0	sarmux_pads[0]		tcpwm.line[4]:1	scb[1].uart_rx:1		scb[1].i2c_scl:1	scb[1].spi_mosi:1
P2.1	sarmux_pads[1]		tcpwm.line_compl[4]:1	scb[1].uart_tx:1		scb[1].i2c_sda:1	scb[1].spi_miso:1
P2.2	sarmux_pads[2]		tcpwm.line[5]:1	scb[1].uart_cts:1			scb[1].spi_clk:1
P2.3	sarmux_pads[3]		tcpwm.line_compl[5]:1	scb[1].uart_rts:1			scb[1].spi_select0:1
P2.4	sarmux_pads[4]		tcpwm.line[0]:1				scb[1].spi_select1:0
P2.5	sarmux_pads[5]		tcpwm.line_compl[0]:1				scb[1].spi_select2:0
P2.6	sarmux_pads[6]		tcpwm.line[1]:1				scb[1].spi_select3:0
P2.7	sarmux_pads[7]		tcpwm.line_compl[1]:1				
P10.0				scb[2].uart_rx:1		scb[2].i2c_scl:1	scb[2].spi_mosi:1
P10.1				scb[2].uart_tx:1		scb[2].i2c_sda:1	scb[2].spi_miso:1
P10.2				scb[2].uart_cts:1			scb[2].spi_clk:1
P10.3				scb[2].uart_rts:1			scb[2].spi_select0:1
P10.4							scb[2].spi_select1:1
P10.5							scb[2].spi_select2:1
P10.6							scb[2].spi_select3:1
P10.7							
P6.0			tcpwm.line[4]:0	scb[3].uart_rx:1	can[0].can_tx_enb_ n:0	scb[3].i2c_scl:1	scb[3].spi_mosi:1
P6.1			tcpwm.line_compl[4]:0	scb[3].uart_tx:1	can[0].can_rx:0	scb[3].i2c_sda:1	scb[3].spi_miso:1
P6.2			tcpwm.line[5]:0	scb[3].uart_cts:1	can[0].can_tx:0	scb[2].i2c_scl:3	scb[3].spi_clk:1
P6.3			tcpwm.line_compl[5]:0	scb[3].uart_rts:1		scb[2].i2c_sda:3	scb[3].spi_select0:1
P6.4			tcpwm.line[6]:0			scb[0].i2c_scl:3	scb[3].spi_select1:1
P12.0			tcpwm.line[7]:0			scb[1].i2c_scl:3	scb[3].spi_select3:1
P12.1			tcpwm.line_compl[7]:0			scb[1].i2c_sda:3	
P6.5			tcpwm.line_compl[6]:0			scb[0].i2c_sda:3	scb[3].spi_select2:1
P3.0			tcpwm.line[0]:0	scb[1].uart_rx:2		scb[1].i2c_scl:2	scb[1].spi_mosi:2
P3.1			tcpwm.line_compl[0]:0	scb[1].uart_tx:2		scb[1].i2c_sda:2	scb[1].spi_miso:2
P3.2			tcpwm.line[1]:0	scb[1].uart_cts:2		cpuss.swd_data:0	scb[1].spi_clk:2
P3.3			tcpwm.line_compl[1]:0	scb[1].uart_rts:2		cpuss.swd_clk:0	scb[1].spi_select0:2
P3.4			tcpwm.line[2]:0				scb[1].spi_select1:1
P3.5			tcpwm.line_compl[2]:0				scb[1].spi_select2:1
P3.6			tcpwm.line[3]:0				scb[1].spi_select3:1
P3.7			tcpwm.line_compl[3]:0				
P11.0		prgio[0].io[0]	tcpwm.line[4]:3	scb[2].uart_rx:2		scb[2].i2c_scl:2	scb[2].spi_mosi:2
P11.1		prgio[0].io[1]	tcpwm.line_compl[4]:3	scb[2].uart_tx:2		scb[2].i2c_sda:2	scb[2].spi_miso:2
P11.2		prgio[0].io[2]	tcpwm.line[5]:3	scb[2].uart_cts:2		cpuss.swd_data:1	scb[2].spi_clk:2
P11.3		prgio[0].io[3]	tcpwm.line_compl[5]:3	scb[2].uart_rts:2		cpuss.swd_clk:1	scb[2].spi_select0:2
P11.4		prgio[0].io[4]	tcpwm.line[6]:3				scb[2].spi_select1:2
P11.5		prgio[0].io[5]	tcpwm.line_compl[6]:3				scb[2].spi_select2:2
P11.6		prgio[0].io[6]	tcpwm.line[7]:3				scb[2].spi_select3:2
P11.7		prgio[0].io[7]	tcpwm.line_compl[7]:3	0.0000000000000000000000000000000000000	000[0] 4		oob[0]: 0000
P4.0				scb[0].uart_rx:2	can[0].can_rx:1	scb[0].i2c_scl:2	scb[0].spi_mosi:2
P4.1				scb[0].uart_tx:2	can[0].can_tx:1	scb[0].i2c_sda:2	scb[0].spi_miso:2

Document Number: 001-91686 Rev. *H



Port/Pin	Analog	PRGIO & USB	Alt. Function 1	Alt. Function 2	Alt. Function 3	Alt. Function 4	Alt. Function 5
P4.2	csd[0].c_mod			scb[0].uart_cts:2	can[0].can_tx_enb_ n:1	lpcomp.comp[0]:2	scb[0].spi_clk:2
P4.3	csd[0].c_sh_tank			scb[0].uart_rts:2		lpcomp.comp[1]:2	scb[0].spi_select0:2
P4.4					can[1].can_tx_enb_ n:1		scb[0].spi_select1:2
P4.5					can[1].can_rx:1		scb[0].spi_select2:2
P4.6					can[1].can_tx:1		scb[0].spi_select3:2
P4.7							
P13.0		USBDP					
P13.1		USBDM					
P13.2		VBUS					
P7.0	srss.eco_in		tcpwm.line[0]:3	scb[3].uart_rx:2		scb[3].i2c_scl:2	scb[3].spi_mosi:2
P7.1	srss.eco_out		tcpwm.line_compl[0]:3	scb[3].uart_tx:2		scb[3].i2c_sda:2	scb[3].spi_miso:2
P7.2			tcpwm.line[1]:3	scb[3].uart_cts:2			scb[3].spi_clk:2
P7.3			tcpwm.line_compl[1]:3	scb[3].uart_rts:2			scb[3].spi_select0:2
P7.4			tcpwm.line[2]:3				scb[3].spi_select1:2
P7.5			tcpwm.line_compl[2]:3				scb[3].spi_select2:2
P7.6			tcpwm.line[3]:3				scb[3].spi_select3:2
P7.7			tcpwm.line_compl[3]:3				

Descriptions of the power pin functions are as follows:

VDDD: Power supply for both analog and digital sections (where there is no V_{DDA} pin)

VDDA : Analog V_{DD} pin where package pins allow; shorted to V_{DDD} otherwise

VDDIO: I/O pin power domain

VSSA: Analog ground pin where package pins allow; shorted to VSS otherwise

VSS: Ground pin

VCCD: Regulated digital supply (1.8 V ±5%)

GPIO and GPIO_OVT pins can be used as CSD sense and shield pins (a total of 94). Up to 64 of the pins can be used for LCD drive.

The following packages are supported: 124-ball BGA, 64-pin TQFP, 68-pin QFN, and 48-pin TQFP.

Power

The supply voltage range is 1.71 V to 5.5 V with all functions and circuits operating over that range.

The PSoC 4200-L family allows two distinct modes of power supply operation: Unregulated External Supply and Regulated External Supply modes.

Unregulated External Supply

In this mode, the PSoC 4200-L is powered by an External Power Supply that can be anywhere in the range of 1.8 V to 5.5 V. This range is also designed for battery-powered operation, for instance, the chip can be powered from a battery system that

starts at 3.5 V and works down to 1.8 V. In this mode, the internal regulator of the PSoC 4200-L supplies the internal logic and the VCCD output of the PSoC 4200-L must be bypassed to ground via an external Capacitor (in the range of 1 to 1.6 $\mu F;\,X5R$ ceramic or better).

VDDA and VDDD must be shorted together on the PC board; the grounds, VSSA and VSS must also be shorted together. Bypass capacitors must be used from VDDD and VDDA to ground, typical practice for systems in this frequency range is to use a capacitor in the 1 μ F range in parallel with a smaller capacitor (0.1 μ F, for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

Power Supply	Bypass Capacitors
VDDD-VSS and VDDIO-VSS	0.1 μF ceramic at each pin plus bulk capacitor 1 to 10 μF.
VDDA-VSSA	0.1 μF ceramic at pin. Additional 1 μF to 10 μF bulk capacitor
VCCD-VSS	1 μF ceramic capacitor at the VCCD pin
VREF–VSSA (optional)	The internal bandgap may be bypassed with a 1 μ F to 10 μ F capacitor for better ADC performance.

Regulated External Supply

In this mode, the PSoC 4200-L is powered by an external power supply that must be within the range of 1.71 V to 1.89 V (1.8 $\pm 5\%$); note that this range needs to include power supply ripple. In this mode, the VCCD and VDDD pins are shorted together and bypassed. The internal regulator is disabled in firmware.

Document Number: 001-91686 Rev. *H Page 15 of 46



Development Support

The PSoC 4200-L family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit www.cypress.com/go/psoc4 to find out more.

Documentation

A suite of documentation supports the PSoC 4200-L family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

Software User Guide: A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

Component Datasheets: The flexibility of PSoC allows the creation of new peripherals (components) long after the device has gone into production. Component data sheets provide all of the information needed to select and use a particular component, including a functional description, API documentation, example code, and AC/DC specifications.

Application Notes: PSoC application notes discuss a particular application of PSoC in depth; examples include brushless DC motor control and on-chip filtering. Application notes often include example projects in addition to the application note document.

Technical Reference Manual: The Technical Reference Manual (TRM) contains all the technical detail you need to use a PSoC device, including a complete description of all PSoC registers.

Online

In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

Tools

With industry standard cores, programming, and debugging interfaces, the PSoC 4200-L family is part of a development tool ecosystem. Visit us at www.cypress.com/go/psoccreator for the latest information on the revolutionary, easy to use PSoC Creator IDE, supported third party compilers, programmers, debuggers, and development kits.

Document Number: 001-91686 Rev. *H Page 16 of 46



Electrical Specifications

Absolute Maximum Ratings

Table 1. Absolute Maximum Ratings^[1]

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID1	V _{DD_ABS}	Analog or digital supply relative to V_{SS} ($V_{SSD} = V_{SSA}$)	-0.5	_	6	V	Absolute maximum
SID2	V _{CCD_ABS}	Direct digital core voltage input relative to V _{SSD}	-0.5	_	1.95	V	Absolute maximum
SID3	V _{GPIO_ABS}	GPIO voltage; V _{DDD} or V _{DDA}	-0.5	_	V _{DD} +0.5	V	Absolute maximum
SID4	I _{GPIO_ABS}	Current per GPIO	–25	_	25	mA	Absolute maximum
SID5	I _{G-PIO_injection}	GPIO injection current per pin	-0.5	-	0.5	mA	Absolute maximum
BID44	ESD_HBM	Electrostatic discharge human body model	2200	-	_	V	
BID45	ESD_CDM	Electrostatic discharge charged device model	500	_	_	V	
BID46	LU	Pin current for latch-up	-140	_	140	mA	

Device Level Specifications

All specifications are valid for -40 °C \leq TA \leq 85 °C and TJ \leq 100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

Table 2. DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID53	V_{DDD}	Power Supply Input Voltage ($V_{DDA} = V_{DDD} = V_{DD}$)		-	5.5	V	With regulator enabled
SID255	V _{DDD}	Power supply input voltage unregulated	1.71	1.8	1.89	V	Internally unregulated Supply
SID54	V_{CCD}	Output voltage (for core logic)	_	1.8	_	V	
SID55	C _{EFC}	External regulator voltage bypass	1	1.3	1.6	μF	X5R ceramic or better
SID56	C _{EXC}	Power supply decoupling capacitor	_	1	-	μF	X5R ceramic or better
Active Mode)			•	•	•	
SID6	I _{DD1}	Execute from flash; CPU at 6 MHz	-	2.2	3.1	mA	
SID7	I _{DD2}	Execute from flash; CPU at 12 MHz	-	3.7	4.8	mA	
SID8	I _{DD3}	Execute from flash; CPU at 24 MHz	-	6.7	8.0	mA	
SID9	I _{DD4}	Execute from flash; CPU at 48 MHz	_	12.8	14.5	mA	
Sleep Mode				•	•	•	
SID21	I _{DD16}	I ² C wakeup, WDT, and Comparators on. Regulator Off.	_	1.8	2.2	mA	V _{DD} = 1.71 to 1.89, 6 MHz
SID22	I _{DD17}	I ² C wakeup, WDT, and Comparators on.	_	1.7	2.1	mA	V _{DD} = 1.8 to 5.5, 6 MHz

Note

Document Number: 001-91686 Rev. *H Page 17 of 46

Usage above the absolute maximum conditions listed in Table 1 may cause permanent damage to the device. Exposure to absolute maximum conditions for extended
periods of time may affect device reliability. The maximum storage temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature
Storage Life. When used below absolute maximum conditions but above normal operating conditions, the device may not operate to specification.



Table 2. DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions			
SID23	I _{DD18}	I ² C wakeup, WDT, and Comparators on. Regulator Off.	_	2.4	2.9	mA	V _{DD} = 1.71 to 1.89, 12 MHz			
SID24	I _{DD19}	I ² C wakeup, WDT, and Comparators on.	-	2.3	2.8	mA	V _{DD} = 1.8 to 5.5, 12 MHz			
Deep Sleep	Mode, -40 °C to	+ 60 °C		·	•					
SID30	I _{DD25}	I ² C wakeup and WDT on. Regulator Off.	_	_	13.5	μA	V _{DD} = 1.71 to 1.89			
SID31	I _{DD26}	I ² C wakeup and WDT on.	-	1.3	20.0	μΑ	V_{DD} = 1.8 to 3.6			
SID32	I _{DD27}	I ² C wakeup and WDT on.	-	_	20.0	μA	$V_{DD} = 3.6 \text{ to } 5.5$			
Deep Sleep	Mode, +85 °C			•	•					
SID33	I _{DD28}	I ² C wakeup and WDT on. Regulator Off.	-	_	45.0	μA	V _{DD} = 1.71 to 1.89			
SID34	I _{DD29}	I ² C wakeup and WDT on.	_	15	60.0	μA	V_{DD} = 1.8 to 3.6			
SID35	I _{DD30}	I ² C wakeup and WDT on.	_	_	45.0	μA	$V_{DD} = 3.6 \text{ to } 5.5$			
Hibernate M	ode, -40 °C to +	60 °C								
SID39	I _{DD34}	Regulator Off.	_	_	1123	nA	V _{DD} = 1.71 to 1.89			
SID40	I _{DD35}		_	150	1600	nA	V_{DD} = 1.8 to 3.6			
SID41	I _{DD36}		_	_	1600	nA	V _{DD} = 3.6 to 5.5			
Hibernate M	ode, +85 °C									
SID42	I _{DD37}	Regulator Off.	_	_	4142	nA	V _{DD} = 1.71 to 1.89			
SID43	I _{DD38}		-	_	9700	nA	V _{DD} = 1.8 to 3.6			
SID44	I _{DD39}		-	_	10,400	nA	V _{DD} = 3.6 to 5.5			
Stop Mode										
SID304	I _{DD43A}	Stop Mode current; V _{DD} = 3.6 V	-	20	659	nA	T = -40 °C to +60 °C			
SID304A	I _{DD43B}	Stop Mode current; V _{DD} = 3.6 V	-		1810	nA	T = +85 °C			
XRES current										
SID307	I _{DD_XR}	Supply current while XRES (Active Low) asserted	-	2	5	mA				

Table 3. AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID48	F _{CPU}	CPU frequency	DC	-	48	MHz	$1.71 \le V_{DD} \le 5.5$
SID49	T _{SLEEP}	Wakeup from sleep mode	_	0	_	μs	Guaranteed by characterization
SID50	T _{DEEPSLEEP}	Wakeup from Deep Sleep mode	-	-	25	μs	24-MHz IMO. Guaranteed by characterization
SID51	T _{HIBERNATE}	Wakeup from Hibernate mode	_	-	0.7	ms	Guaranteed by characterization
SID51A	T _{STOP}	Wakeup from Stop mode	_	_	1.9	ms	Guaranteed by characterization
SID52	T _{RESETWIDTH}	External reset pulse width	1	-	-	μs	Guaranteed by characterization

Document Number: 001-91686 Rev. *H Page 18 of 46



GPIO

Table 4. GPIO DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID57	V _{IH} [2]	Input voltage high threshold	0.7 × V _{DDD}	_	_	V	CMOS Input
SID57A	I _{IHS}	Input current when Pad > V _{DDIO} for OVT inputs	-	_	10	μA	Per I ² C Spec
SID58	V _{IL}	Input voltage low threshold	-	_	0.3 × V _{DDD}	V	CMOS Input
SID241	V _{IH} ^[2]	LVTTL input, V _{DDD} < 2.7 V	0.7× V _{DDD}	_	_	V	
SID242	V _{IL}	LVTTL input, V _{DDD} < 2.7 V	_	_	0.3 × V _{DDD}	V	
SID243	V _{IH} ^[2]	LVTTL input, V _{DDD} ≥ 2.7 V	2.0	_	_	V	
SID244	V _{IL}	LVTTL input, V _{DDD} ≥ 2.7 V	-	_	8.0	V	
SID59	V _{OH}	Output voltage high level	V _{DDD} -0.6	_	_	V	I _{OH} = 4 mA at 3 V V _{DDD}
SID60	V _{OH}	Output voltage high level	V _{DDD} -0.5	_	_	V	I _{OH} = 1 mA at 1.8 V V _{DDD}
SID61	V _{OL}	Output voltage low level	-	_	0.6	V	I _{OL} = 4 mA at 1.8 V V _{DDD}
SID62	V _{OL}	Output voltage low level	-	_	0.6	V	I _{OL} = 8 mA at 3 V V _{DDD}
SID62A	V _{OL}	Output voltage low level	-	-	0.4	V	I _{OL} = 3 mA at 3 V V _{DDD}
SID63	R _{PULLUP}	Pull-up resistor	3.5	5.6	8.5	kΩ	
SID64	R _{PULLDOWN}	Pull-down resistor	3.5	5.6	8.5	kΩ	
SID65	I _{IL}	Input leakage current (absolute value)	-	_	2	nA	25 °C, V _{DDD} = 3.0 V
SID65A	I _{IL_CTBM}	Input leakage current (absolute value) for CTBM pins	-	_	4	nA	
SID66	C _{IN}	Input capacitance	-	-	7	pF	Not applicable for P6.4, P6.5, P12.0, P12.1, and for USB pins.
SID67	V _{HYSTTL}	Input hysteresis LVTTL	25	40	_	mV	$V_{DDD} \ge 2.7 \text{ V}$
SID68	V _{HYSCMOS}	Input hysteresis CMOS	0.05 × V _{DDD}	_	_	mV	
SID69	I _{DIODE}	Current through protection diode to V _{DD} /Vss	-	_	100	μA	Guaranteed by characterization
SID69A	I _{TOT_GPIO}	Maximum Total Source or Sink Chip Current	-	_	200	mA	Guaranteed by characterization

Note 2. V_{IH} must not exceed V_{DDD} + 0.2 V.

Page 19 of 46 Document Number: 001-91686 Rev. *H



Table 5. GPIO AC Specifications

(Guaranteed by Characterization)[3]

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID70	T _{RISEF}	Rise time in fast strong mode	2	_	12	ns	3.3 V V _{DDD} , Cload = 25 pF
SID71	T _{FALLF}	Fall time in fast strong mode	2	_	12	ns	3.3 V V _{DDD} , Cload = 25 pF
SID72	T _{RISES}	Rise time in slow strong mode	10	_	60	ns	3.3 V V _{DDD} , Cload = 25 pF
SID73	T _{FALLS}	Fall time in slow strong mode	10	-	60	ns	3.3 V V _{DDD} , Cload = 25 pF
SID74	F _{GPIOUT1}	GPIO Fout;3.3 V \leq V _{DDD} \leq 5.5 V. Fast strong mode.	_	-	33	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID75	F _{GPIOUT2}	GPIO Fout;1.7 $V \le V_{DDD} \le 3.3 \text{ V. Fast}$ strong mode.	_	_	16.7	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID76	F _{GPIOUT3}	GPIO Fout;3.3 V \leq V _{DDD} \leq 5.5 V. Slow strong mode.	_	_	7	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID245	F _{GPIOUT4}	GPIO Fout;1.7 V \leq V _{DDD} \leq 3.3 V. Slow strong mode.	_	-	3.5	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID246	F _{GPIOIN}	GPIO input operating frequency; 1.71 V \leq V _{DDD} \leq 5.5 V	-	_	48	MHz	90/10% V _{IO}

XRES

Table 6. XRES DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID77	V _{IH}	Input voltage high threshold	0.7 × V _{DDD}	_	_	V	CMOS Input
SID78	V _{IL}	Input voltage low threshold	_	_	0.3 × V _{DDD}	V	CMOS Input
SID79	R _{PULLUP}	Pull-up resistor	3.5	5.6	8.5	kΩ	
SID80	C _{IN}	Input capacitance	-	3	_	pF	
SID81	V _{HYSXRES}	Input voltage hysteresis	_	100	_	mV	Guaranteed by characterization
SID82	IDIODE	Current through protection diode to VDDD/VSS	_	_	100	μA	Guaranteed by characterization

Table 7. XRES AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID83	T _{RESETWIDTH}	Reset pulse width	1	1	1	μs	Guaranteed by characterization

Note

Document Number: 001-91686 Rev. *H Page 20 of 46

Simultaneous switching transitions on many fully-loaded GPIO pins may cause ground perturbations depending on several factors including PCB and decoupling capacitor design. For applications that are very sensitive to ground perturbations, the slower GPIO slew rate setting may be used.



Analog Peripherals

Opamp

Table 8. Opamp Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
	I _{DD}	Opamp block current. No load.	_	_	_	_	
SID269	I _{DD_HI}	Power = high	_	1100	1850	μA	
SID270	I _{DD_MED}	Power = medium	_	550	950	μA	
SID271	I _{DD_LOW}	Power = low	_	150	350	μA	
	GBW	Load = 20 pF, 0.1 mA. V _{DDA} = 2.7 V	_	_	_	_	
SID272	GBW_HI	Power = high	6	_	_	MHz	
SID273	GBW_MED	Power = medium	4	_	_	MHz	
SID274	GBW_LO	Power = low	_	1	_	MHz	
	I _{OUT_MAX}	V _{DDA} ≥ 2.7 V, 500 mV from rail	_	_	_	_	
SID275	I _{OUT_MAX_HI}	Power = high	10	_	_	mA	
SID276	I _{OUT_MAX_MID}	Power = medium	10	_	_	mA	
SID277	I _{OUT_MAX_LO}	Power = low	_	5	_	mA	
	I _{OUT}	V _{DDA} = 1.71 V, 500 mV from rail	_	_	_	_	
SID278	I _{OUT_MAX_HI}	Power = high	4	_	_	mA	
SID279	I _{OUT_MAX_MID}	Power = medium	4	_	_	mA	
SID280	I _{OUT_MAX_LO}	Power = low	_	2	_	mA	
SID281	V _{IN}	Input voltage range	-0.05	_	V _{DDA} -	V	Charge-pump on, V _{DDA} ≥ 2.7 V
SID282	V _{CM}	Input common mode voltage	-0.05	_	VDDA - 0.2	V	Charge-pump on, V _{DDA} ≥ 2.7 V
	V _{OUT}	V _{DDA} ≥ 2.7 V	_	_	_		
SID283	V _{OUT_1}	Power = high, I _{load} =10 mA	0.5	_	VDDA - 0.5	V	
SID284	V _{OUT_2}	Power = high, I _{load} =1 mA	0.2	_	VDDA - 0.2	V	
SID285	V _{OUT_3}	Power = medium, I _{load} =1 mA	0.2	_	VDDA - 0.2	V	
SID286	V _{OUT_4}	Power = low, I _{load} =0.1mA	0.2	_	VDDA - 0.2	V	
SID288	V _{OS_TR}	Offset voltage, trimmed	1	±0.5	1	mV	High mode
SID288A	V _{OS_TR}	Offset voltage, trimmed	_	±1	_	mV	Medium mode
SID288B	V _{OS_TR}	Offset voltage, trimmed	_	±2	_	mV	Low mode
SID290	V _{OS_DR_TR}	Offset voltage drift, trimmed	-10	±3	10	μV/°C	High mode
SID290A	V _{OS_DR_TR}	Offset voltage drift, trimmed	_	±10	_	μV/°C	Medium mode
SID290B	V _{OS_DR_TR}	Offset voltage drift, trimmed	_	±10	_	μV/°C	Low mode
SID291	CMRR	DC	60	70	_	dB	V _{DDD} = 3.6 V
SID292	PSRR	At 1 kHz, 100 mV ripple	70	85	_	dB	VDDD = 3.6 V
	Noise		_	_	_	_	
SID293	V _{N1}	Input referred, 1 Hz - 1GHz, power = high	-	94	_	μVrms	
SID294	V _{N2}	Input referred, 1 kHz, power = high	_	72	_	nV/rtHz	

Document Number: 001-91686 Rev. *H Page 21 of 46



Table 8. Opamp Specifications

(Guaranteed by Characterization) (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID295	V _{N3}	Input referred, 10kHz, power = high	_	28	_	nV/rtHz	
SID296	V_{N4}	Input referred, 100kHz, power = high	_	15	_	nV/rtHz	
SID297	Cload	Stable up to maximum load. Performance specs at 50 pF.	_	_	125	pF	
SID298	Slew_rate	Cload = 50 pF, Power = High, V _{DDA} ≥ 2.7 V	6	-	_	V/µs	
SID299	T_op_wake	From disable to enable, no external RC dominating	-	25	_	μs	
SID299A	OL_GAIN	Open Loop Gain	-	90	_	dB	
	Comp_mode	Comparator mode; 50 mV drive, T _{rise} = T _{fall} (approx.)	_	-	-		
SID300	T _{PD1}	Response time; power = high	_	150	_	ns	
SID301	T _{PD2}	Response time; power = medium	_	400	_	ns	
SID302	T _{PD3}	Response time; power = low	_	2000	_	ns	
SID303	Vhyst_op	Hysteresis	_	10	_	mV	
Deep Sleep	Mode	Mode 2 is lowest current range. Mode 1 has higher GBW.					Deep Sleep mode $V_{DDA} \ge 2.7 \text{ V}.$
SID_DS_1	IDD_HI_M1	Mode 1, High current	-	1400	_	μA	25 °C
SID_DS_2	IDD_MED_M1	Mode 1, Medium current	_	700	_	μΑ	25 °C
SID_DS_3	IDD_LOW_M1	Mode 1, Low current	_	200	_	μΑ	25 °C
SID_DS_4	IDD_HI_M2	Mode 2, High current	_	120	_	μΑ	25 °C
SID_DS_5	IDD_MED_M2	Mode 2, Medium current	_	60	_	μA	25 °C
SID_DS_6	IDD_LOW_M2	Mode 2, Low current	_	15	_	μA	25 °C
SID_DS_7	GBW_HI_M1	Mode 1, High current	_	4	-	MHz	20-pF load, no DC load 0.2 V to V _{DDA} -1.5 V
SID_DS_8	GBW_MED_M1	Mode 1, Medium current	_	2	-	MHz	20-pF load, no DC load 0.2 V to V _{DDA} -1.5 V
SID_DS_9	GBW_LOW_M1	Mode 1, Low current	_	0.5	-	MHz	20-pF load, no DC load 0.2 V to V _{DDA} -1.5 V
SID_DS_10	GBW_HI_M2	Mode 2, High current	_	0.5	-	MHz	20-pF load, no DC load 0.2 V to V _{DDA} -1.5 V
SID_DS_11	GBW_MED_M2	Mode 2, Medium current	-	0.2	_	MHz	20-pF load, no DC load 0.2 V to V _{DDA} -1.5 V
SID_DS_12	GBW_LOW_M2	Mode 2, Low current	-	0.1	_	MHz	20-pF load, no DC load 0.2 V to V _{DDA} -1.5 V
SID_DS_13	VOS_HI_M1	Mode 1, High current	-	5	_	mV	With trim 25 °C, 0.2 V to V_{DDA} -1.5 V
SID_DS_14	VOS_MED_M1	Mode 1, Medium current	-	5	_	mV	With trim 25 °C, 0.2 V to V_{DDA} -1.5 V
SID_DS_15	VOS_LOW_M2	Mode 1, Low current	-	5	_	mV	With trim 25 °C, 0.2 V to V_{DDA} -1.5 V
SID_DS_16	VOS_HI_M2	Mode 2, High current	-	5	_	mV	With trim 25 °C, 0.2 V to V_{DDA} -1.5 V
SID_DS_17	VOS_MED_M2	Mode 2, Medium current	_	5	-	mV	With trim 25 °C, 0.2 V to V_{DDA} -1.5 V

Document Number: 001-91686 Rev. *H Page 22 of 46



Table 8. Opamp Specifications

(Guaranteed by Characterization) (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID_DS_18	VOS_LOW_M2	Mode 2, Low current	-	5	ı	mV	With trim 25 °C, 0.2 V to V _{DDA} -1.5 V
SID_DS_19	IOUT_HI_M!	Mode 1, High current	-	10	ı	mA	Output is 0.5 V to V _{DDA} -0.5 V
SID_DS_20	IOUT_MED_M1	Mode 1, Medium current	-	10	ı	mA	Output is 0.5 V to V _{DDA} -0.5 V
SID_DS_21	IOUT_LOW_M1	Mode 1, Low current	-	4	ı	mA	Output is 0.5 V to V _{DDA} -0.5 V
SID_DS_22	IOUT_HI_M2	Mode 2, High current	-	1	ı	mA	Output is 0.5 V to V _{DDA} -0.5 V
SID_DS_23	IOU_MED_M2	Mode 2, Medium current	-	1	ı	mA	Output is 0.5 V to V _{DDA} -0.5 V
SID_DS_24	IOU_LOW_M2	Mode 2, Low current	_	0.5	1	mA	Output is 0.5 V to V _{DDA} -0.5 V

Comparator

Table 9. Comparator DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID85	V _{OFFSET2}	Input offset voltage. Custom trim. Common mode voltage range from 0 to V _{DD} -1.	_	-	±4	mV	
SID85A	V _{OFFSET3}	Input offset voltage. Ultra low-power mode.	-	±12	_	mV	$V_{DDD} \ge 2.2 \text{ V for Temp} < 0 \text{ °C, } V_{DDD} \ge 1.8 \text{ V for Temp} > 0 \text{ °C}$
SID86	V _{HYST}	Hysteresis when enabled. Common mode voltage range from 0 to V _{DD} -1.	-	10	35	mV	Guaranteed by characterization
SID87	V _{ICM1}	Input common mode voltage in normal mode	0	_	V _{DDD} – 0.2	V	Modes 1 and 2.
SID247	V _{ICM2}	Input common mode voltage in low power mode	0	_	V_{DDD}	V	
SID247A	V _{ICM2}	Input common mode voltage in ultra low power mode	0	-	V _{DDD} – 1.15	V	$V_{DDD} \ge 2.2 \text{ V for Temp} < 0 \text{ °C, } V_{DDD} \ge 1.8 \text{ V for Temp} > 0 \text{ °C}$
SID88	CMRR	Common mode rejection ratio	50	_	-	dB	V _{DDD} ≥ 2.7 V. Guaranteed by characterization
SID88A	CMRR	Common mode rejection ratio	42	_	_	dB	V _{DDD} < 2.7 V. Guaranteed by characterization
SID89	I _{CMP1}	Block current, normal mode	-	280	400	μA	Guaranteed by characterization
SID248	I _{CMP2}	Block current, low power mode	-	50	100	μA	Guaranteed by characterization
SID259	І _{СМРЗ}	Block current, ultra low power mode	-	6	28	μA	Guaranteed by characterization, $V_{DDD} \ge 2.2 \text{ V for}$ Temp < 0 °C, $V_{DDD} \ge 1.8 \text{ V}$ for Temp > 0 °
SID90	Z _{CMP}	DC input impedance of comparator	35	_	_	ΜΩ	Guaranteed by characterization

Document Number: 001-91686 Rev. *H Page 23 of 46



Table 10. Comparator AC Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID91	T _{RESP1}	Response time, normal mode	_	38	110	ns	50-mV overdrive
SID258	T _{RESP2}	Response time, low power mode	_	70	200	ns	50-mV overdrive
SID92	T _{RESP3}	Response time, ultra low power mode	-	2.3	15	μs	200-mV overdrive. $V_{DDD} \ge 2.2 \text{ V for}$ $T_{CDD} \ge 0 \text{ °C}, V_{DDD} \ge 1.8 \text{ V for Temp} > 0 \text{ °C}$

Temperature Sensor

Table 11. Temperature Sensor Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID93	T _{SENSACC}	Temperature sensor accuracy	-5	±1	+5	°C	–40 to +85 °C

SAR ADC

Table 12. SAR ADC DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID94	A_RES	Resolution	_	_	12	bits	
SID95	A_CHNIS_S	Number of channels - single ended	_	_	16		8 full speed
SID96	A-CHNKS_D	Number of channels - differential	_	_	8		Diff inputs use neighboring I/O
SID97	A-MONO	Monotonicity	_	-	_		Yes. Based on characterization
SID98	A_GAINERR	Gain error	_	-	±0.1	%	With external reference.
SID99	A_OFFSET	Input offset voltage	_	-	2	mV	Measured with 1-V V _{REF.}
SID100	A_ISAR	Current consumption	_	_	1	mA	
SID101	A_VINS	Input voltage range - single ended	V _{SS}	-	V_{DDA}	V	Based on device characterization
SID102	A_VIND	Input voltage range - differential	V _{SS}	-	V_{DDA}	V	Based on device characterization
SID103	A_INRES	Input resistance	_	-	2.2	ΚΩ	Based on device characterization
SID104	A_INCAP	Input capacitance	_	_	10	pF	Based on device characterization

Table 13. SAR ADC AC Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID106	A_PSRR	Power supply rejection ratio	70	_	_	dB	
SID107	A_CMRR	Common mode rejection ratio	66	_	_	dB	Measured at 1 V
SID108	A_SAMP_1	Sample rate with external reference bypass cap	_	-	1	Msps	
SID108A	A_SAMP_2	Sample rate with no bypass cap. Reference = V _{DD}	_	-	500	Ksps	

Document Number: 001-91686 Rev. *H Page 24 of 46



Table 13. SAR ADC AC Specifications

(Guaranteed by Characterization) (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID108B	A_SAMP_3	Sample rate with no bypass cap. Internal reference	ı	-	100	ksps	
SID109	A_SNDR	Signal-to-noise and distortion ratio (SINAD)	65	-	-	dB	F _{IN} = 10 kHz
SID111	A_INL	Integral non linearity	-1.7	-	+2	LSB	V _{DD} = 1.71 to 5.5, 1 Msps, Vref = 1 to 5.5.
SID111A	A_INL	Integral non linearity	–1.5	ı	+1.7	LSB	V _{DDD} = 1.71 to 3.6, 1 Msps, Vref = 1.71 to V _{DDD} .
SID111B	A_INL	Integral non linearity	-1.5	1	+1.7	LSB	V _{DDD} = 1.71 to 5.5, 500 ksps, Vref = 1 to 5.5.
SID112	A_DNL	Differential non linearity	–1	_	+2.2	LSB	V _{DDD} = 1.71 to 5.5, 1 Msps, Vref = 1 to 5.5.
SID112A	A_DNL	Differential non linearity	–1	ı	+2	LSB	$V_{\rm DDD}$ = 1.71 to 3.6, 1 Msps, Vref = 1.71 to $V_{\rm DDD}$.
SID112B	A_DNL	Differential non linearity	– 1	1	+2.2	LSB	V _{DDD} = 1.71 to 5.5, 500 ksps, Vref = 1 to 5.5.
SID113	A_THD	Total harmonic distortion	_	-	-65	dB	F _{IN} = 10 kHz.

CSD

Table 14. CSD Block Specification

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
CSD Spec	ification		•	•			•
SID308	VCSD	Voltage range of operation	1.71	_	5.5	V	
SID309	IDAC1	DNL for 8-bit resolution	-1	_	1	LSB	
SID310	IDAC1	INL for 8-bit resolution	-3	_	3	LSB	
SID311	IDAC2	DNL for 7-bit resolution	-1	_	1	LSB	
SID312	IDAC2	INL for 7-bit resolution	-3	_	3	LSB	
SID313	SNR	Ratio of counts of finger to noise. Guaranteed by characterization	5	_	_	Ratio	Capacitance range of 9 to 35 pF, 0.1 pF sensitivity
SID314	IDAC1_CRT1	Output current of Idac1 (8-bits) in High range	_	612	_	μA	
SID314A	IDAC1_CRT2	Output current of Idac1(8-bits) in Low range	_	306	_	μA	
SID315	IDAC2_CRT1	Output current of Idac2 (7-bits) in High range	_	304.8	-	μА	
SID315A	IDAC2_CRT2	Output current of Idac2 (7-bits) in Low range	_	152.4	_	μА	

Document Number: 001-91686 Rev. *H Page 25 of 46



Digital Peripherals

The following specifications apply to the Timer/Counter/PWM peripheral in timer mode.

Timer/Counter/PWM

Table 15. TCPWM Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.TCPWM.1	ITCPWM1	Block current consumption at 3 MHz	_	_	45	μA	All modes (Timer/Counter/PWM)
SID.TCPWM.2	ITCPWM2	Block current consumption at 12 MHz	_	_	155	μA	All modes (Timer/Counter/PWM)
SID.TCPWM.2A	ITCPWM3	Block current consumption at 48 MHz	_	_	650	μA	All modes (Timer/Counter/PWM)
SID.TCPWM.3	TCPWMFREQ	Operating frequency	_	_	Fc	MHz	Fc max = Fcpu. Maximum = 48 MHz
SID.TCPWM.4	TPWMENEXT	Input Trigger Pulse Width for all Trigger Events	2/Fc	-	_	ns	Trigger Events can be Stop, Start, Reload, Count, Capture, or Kill depending on which mode of operation is selected.
SID.TCPWM.5	TPWMEXT	Output Trigger Pulse widths	2/Fc	-	-	ns	Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) trigger outputs
SID.TCPWM.5A	TCRES	Resolution of Counter	1/Fc	_	_	ns	Minimum time between successive counts
SID.TCPWM.5B	PWMRES	PWM Resolution	1/Fc	_	_	ns	Minimum pulse width of PWM Output
SID.TCPWM.5C	QRES	Quadrature inputs resolution	1/Fc	_	_	ns	Minimum pulse width between Quadrature phase inputs.

P_C

Table 16. Fixed I²C DC Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID149	I _{I2C1}	Block current consumption at 100 kHz	_	10.5	55	μA	
SID150	I _{I2C2}	Block current consumption at 400 kHz	-	_	135	μA	
SID151	I _{I2C3}	Block current consumption at 1 Mbps	_	_	310	μA	
SID152	I _{I2C4}	I ² C enabled in Deep Sleep mode	_	_	1.4	μA	

Table 17. Fixed I²C AC Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID153	F _{I2C1}	Bit rate	-	-	1	Mbps	

Document Number: 001-91686 Rev. *H Page 26 of 46



LCD Direct Drive

Table 18. LCD Direct Drive DC Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID154	I _{LCDLOW}	Operating current in low power mode	_	5	_	μA	16 × 4 small segment disp. at 50 Hz
SID155	C _{LCDCAP}	LCD capacitance per segment/common driver	_	500	5000	pF	Guaranteed by Design
SID156	LCD _{OFFSET}	Long-term segment offset	-	20	_	mV	
SID157	I _{LCDOP1}	PWM Mode current. 5-V bias. 24-MHz IMO	_	0.6	_	mA	32 × 4 segments. 50 Hz, 25 °C
SID158	I _{LCDOP2}	PWM Mode current. 3.3-V bias. 24-MHz IMO.	_	0.5	-	mA	32 × 4 segments. 50 Hz, 25 °C

Table 19. LCD Direct Drive AC Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID159	F _{LCD}	LCD frame rate	10	50	150	Hz	

Table 20. Fixed UART DC Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID160	I _{UART1}	Block current consumption at 100 Kbits/sec	_	9	55	μΑ	
SID161	I _{UART2}	Block current consumption at 1000 Kbits/sec	-	_	312	μΑ	

Table 21. Fixed UART AC Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID162	F _{UART}	Bit rate	_	-	1	Mbps	

Document Number: 001-91686 Rev. *H Page 27 of 46



SPI Specifications

Table 22. Fixed SPI DC Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units
SID163	I _{SPI1}	Block current consumption at 1 Mbits/sec	_	_	360	μA
SID164	I _{SPI2}	Block current consumption at 4 Mbits/sec	_	_	560	μA
SID165	I _{SPI3}	Block current consumption at 8 Mbits/sec	_	_	600	μA

Table 23. Fixed SPI AC Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units
SID166	0	SPI operating frequency (master; 6X oversampling)	1	-	8	MHz

Table 24. Fixed SPI Master Mode AC Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units
SID167	T _{DMO}	MOSI valid after Sclock driving edge	_	_	15	ns
SID168	T _{DSI}	MISO valid before Sclock capturing edge. Full clock, late MISO Sampling used	20	-	_	ns
SID169	T _{HMO}	Previous MOSI data hold time with respect to capturing edge at Slave	0	_	_	ns

Table 25. Fixed SPI Slave mode AC Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units
SID170	T _{DMI}	MOSI valid before Sclock capturing edge	40	_	-	ns
SID171	T _{DSO}	MISO valid after Sclock driving edge	-	_	42+3× T _{SCB}	ns
SID171A	T _{DSO_ext}	MISO valid after Sclock driving edge in Ext. Clock mode	_	_	48	ns
SID172	T _{HSO}	Previous MISO data hold time	0	_	_	ns
SID172A	T _{SSELSCK}	SSEL Valid to first SCK Valid edge	100	-	_	ns

Document Number: 001-91686 Rev. *H Page 28 of 46



Memory

Table 26. Flash DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID173	V_{PE}	Erase and program voltage	1.71	-	5.5	V	

Table 27. Flash AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID174	T _{ROWWRITE}	Row (block) write time (erase and program)	_	_	20	ms	Row (block) = 256 bytes
SID175	T _{ROWERASE}	Row erase time	_	_	13	ms	
SID176	T _{ROWPROGRAM}	Row program time after erase	_	_	7	ms	
SID178	T _{BULKERASE}	Bulk erase time (128 KB)	_	_	35	ms	
SID180	T _{DEVPROG}	Total device program time	_	_	15	seconds	Guaranteed by characterization
SID181	F _{END}	Flash endurance	100 K	_	-	cycles	Guaranteed by characterization
SID182	F _{RET}	Flash retention. $T_A \le 55$ °C, 100 K P/E cycles	20	_	-	years	Guaranteed by characterization
SID182A		Flash retention. $T_A \le 85$ °C, 10 K P/E cycles	10	_	_	years	Guaranteed by characterization

Document Number: 001-91686 Rev. *H Page 29 of 46



System Resources

Power-on-Reset (POR) with Brown Out

Table 28. Imprecise Power On Reset (PRES)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID185	V _{RISEIPOR}	Rising trip voltage	0.80	_	1.45	V	Guaranteed by characterization
SID186	V _{FALLIPOR}	Falling trip voltage	0.75	_	1.4	V	Guaranteed by characterization
SID187	V _{IPORHYST}	Hysteresis	15	_	200	mV	Guaranteed by characterization

Table 29. Precise Power On Reset (POR)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID190	V _{FALLPPOR}	BOD trip voltage in active and sleep modes	1.64	_	_		Guaranteed by characterization
SID192	V _{FALLDPSLP}	BOD trip voltage in Deep Sleep	1.4	_	_		Guaranteed by characterization

Voltage Monitors

Table 30. Voltage Monitors DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID195	V _{LVI1}	LVI_A/D_SEL[3:0] = 0000b	1.71	1.75	1.79	V	
SID196	V_{LVI2}	LVI_A/D_SEL[3:0] = 0001b	1.76	1.80	1.85	V	
SID197	V_{LVI3}	LVI_A/D_SEL[3:0] = 0010b	1.85	1.90	1.95	V	
SID198	V_{LVI4}	LVI_A/D_SEL[3:0] = 0011b	1.95	2.00	2.05	V	
SID199	V_{LVI5}	LVI_A/D_SEL[3:0] = 0100b	2.05	2.10	2.15	V	
SID200	V_{LVI6}	LVI_A/D_SEL[3:0] = 0101b	2.15	2.20	2.26	V	
SID201	V_{LVI7}	LVI_A/D_SEL[3:0] = 0110b	2.24	2.30	2.36	V	
SID202	V_{LVI8}	LVI_A/D_SEL[3:0] = 0111b	2.34	2.40	2.46	V	
SID203	V _{LVI9}	LVI_A/D_SEL[3:0] = 1000b	2.44	2.50	2.56	V	
SID204	V _{LVI10}	LVI_A/D_SEL[3:0] = 1001b	2.54	2.60	2.67	V	
SID205	V _{LVI11}	LVI_A/D_SEL[3:0] = 1010b	2.63	2.70	2.77	V	
SID206	V _{LVI12}	LVI_A/D_SEL[3:0] = 1011b	2.73	2.80	2.87	V	
SID207	V _{LVI13}	LVI_A/D_SEL[3:0] = 1100b	2.83	2.90	2.97	V	
SID208	V _{LVI14}	LVI_A/D_SEL[3:0] = 1101b	2.93	3.00	3.08	V	
SID209	V _{LVI15}	LVI_A/D_SEL[3:0] = 1110b	3.12	3.20	3.28	V	
SID210	V _{LVI16}	LVI_A/D_SEL[3:0] = 1111b	4.39	4.50	4.61	V	
SID211	LVI_IDD	Block current	_	_	100	μA	Guaranteed by characterization

Table 31. Voltage Monitors AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID212	T _{MONTRIP}	Voltage monitor trip time	ı	_	1		Guaranteed by characterization

Document Number: 001-91686 Rev. *H Page 30 of 46



SWD Interface

Table 32. SWD Interface Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID213	F_SWDCLK1	$3.3~V \leq V_{DD} \leq 5.5~V$	_	-	14	MHz	SWDCLK ≤ 1/3 CPU clock frequency
SID214	F_SWDCLK2	$1.71 \text{ V} \le \text{V}_{DD} \le 3.3 \text{ V}$	_	-	7		SWDCLK ≤ 1/3 CPU clock frequency
SID215	T_SWDI_SETUP	T = 1/f SWDCLK	0.25*T	-	_		Guaranteed by characterization
SID216	T_SWDI_HOLD	T = 1/f SWDCLK	0.25*T	_	-	ns	Guaranteed by characterization
SID217	T_SWDO_VALID	T = 1/f SWDCLK	_	-	0.5*T		Guaranteed by characterization
SID217A	T_SWDO_HOLD	T = 1/f SWDCLK	1	-	_		Guaranteed by characterization

Internal Main Oscillator

Table 33. IMO DC Specifications

(Guaranteed by Design)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID218	I _{IMO1}	IMO operating current at 48 MHz	_	_	1000	μΑ	
SID219	I _{IMO2}	IMO operating current at 24 MHz	_	_	325	μΑ	
SID220	I _{IMO3}	IMO operating current at 12 MHz	_	_	225	μΑ	
SID221	I _{IMO4}	IMO operating current at 6 MHz	_	_	180	μΑ	
SID222	I _{IMO5}	IMO operating current at 3 MHz	_	_	150	μΑ	

Table 34. IMO AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID223	F _{IMOTOL1}	Frequency variation from 3 to 48 MHz	_	_	±2	%	
SID226	T _{STARTIMO}	IMO startup time	_	_	12	μs	
SID227	T _{JITRMSIMO1}	RMS Jitter at 3 MHz	_	156	_	ps	
SID228	T _{JITRMSIMO2}	RMS Jitter at 24 MHz	_	145	_	ps	
SID229	T _{JITRMSIMO3}	RMS Jitter at 48 MHz	_	139	_	ps	

Internal Low-Speed Oscillator

Table 35. ILO DC Specifications

(Guaranteed by Design)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID231	I _{ILO1}	ILO operating current at 32 kHz	1	0.3	1.05	•	Guaranteed by Characterization
SID233	I _{ILOLEAK}	ILO leakage current	1	2	15	nA	Guaranteed by Design

Document Number: 001-91686 Rev. *H Page 31 of 46



Table 36. ILO AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID234	T _{STARTILO1}	ILO startup time	_	-	2	ms	Guaranteed by characterization
SID236	T _{ILODUTY}	ILO duty cycle	40	50	60	%	Guaranteed by characterization
SID237	F _{ILOTRIM1}	32 kHz trimmed frequency	15	32	50	kHz	±60% with trim.

Table 37. PLL DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID410	IDD_PLL_48	In = 3 MHz, Out = 48 MHz	1	530	610	μΑ	
SID411	IDD_PLL_24	In = 3 MHz, Out = 24 MHz	_	300	405	μΑ	

Table 38. PLL AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID412	F _{PLLIN}	PLL input frequency	1	_	48	MHz	
SID413	F _{PLLINT}	PLL intermediate frequency; prescaler out	1	-	3	MHz	
SID414	F _{PLLVCO}	VCO output frequency before post-divide	22.5	-	104	MHz	
SID415	D _{IVVCO}	VCO Output post-divider range; PLL output frequency is F _{PPLVCO} /D _{IVVCO}	1	_	8	_	
SID416	PLLlocktime	Lock time at startup	_	_	250	us	
SID417	Jperiod_1	Period jitter for VCO ≥ 67 MHz	_	_	150	ps	Guaranteed By Design
SID416A	Jperiod_2	Period jitter for VCO ≤ 67 MHz	_	_	200	ps	Guaranteed By Design

Table 39. External Clock Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID305	ExtClkFreq	External Clock input Frequency	0	ı	48		Guaranteed by characterization
SID306	ExtClkDuty	Duty cycle; Measured at V _{DD/2}	45	ı	55		Guaranteed by characterization

Table 40. Watch Crystal Oscillator (WCO) Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions				
IMO WCO-	MO WCO-PLL calibrated mode										
SID330	IMOWCO1	Frequency variation with IMO set to 3 MHz	-0.6	_	0.6	%	Does not include WCO tolerance				
SID331	IMOWCO2	Frequency variation with IMO set to 5 MHZ	-0.4	_	0.4	%	Does not include WCO tolerance				
SID332	IMOWCO3	Frequency variation with IMO set to 7 or 9 MHZ	-0.3	_	0.3	%	Does not include WCO tolerance				
SID333	IMOWCO4	All other IMO frequency settings	-0.2	ı	0.2	%	Does not include WCO tolerance				

Document Number: 001-91686 Rev. *H Page 32 of 46



Table 40. Watch Crystal Oscillator (WCO) Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions			
WCO Spec	WCO Specifications									
SID398	FWCO	Crystal frequency	_	32.768	-	kHz				
SID399	FTOL	Frequency tolerance	_	50	250	ppm	With 20-ppm crystal.			
SID400	ESR	Equivalent series resistance	_	50	_	kΩ				
SID401	PD	Drive Level	-	-	1	μW				
SID402	TSTART	Startup time	_	-	500	ms				
SID403	CL	Crystal load capacitance	6	-	12.5	pF				
SID404	C0	Crystal shunt capacitance	_	1.35	_	pF				
SID405	IWCO1	Operating current (high power mode)	-	_	8	uA				

Table 41. External Crystal Oscillator (ECO) Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID316	IECO1	Block operating current	_	1	1.5	mA	
SID317	FECO	Crystal frequency range	4	-	33	MHz	

Table 42. UDB AC Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
Datapath p	erformance			•		•	
SID249	F _{MAX-TIMER}	Max frequency of 16-bit timer in a UDB pair	_	_	48	MHz	
SID250	F _{MAX-ADDER}	Max frequency of 16-bit adder in a UDB pair	-	-	48	MHz	
SID251	F _{MAX_CRC}	Max frequency of 16-bit CRC/PRS in a UDB pair	-	_	48	MHz	
PLD Perfor	mance in UDB						
SID252	F _{MAX_PLD}	Max frequency of 2-pass PLD function in a UDB pair	-	_	48	MHz	
Clock to O	utput Performance						
SID253	T _{CLK_OUT_UDB1}	Prop. delay for clock in to data out at 25 °C, Typ.	_	15	-	ns	
SID254	T _{CLK_OUT_UDB2}	Prop. delay for clock in to data out, Worst case.	_	25	_	ns	

Document Number: 001-91686 Rev. *H Page 33 of 46



Table 43. Block Specs

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID256	T _{WS48}	Number of wait states at 48 MHz	2	_	_		CPU execution from Flash. Guaranteed by characterization
SID257	T _{WS24}	Number of wait states at 24 MHz	1	-	_		CPU execution from Flash. Guaranteed by characterization
SID260	V _{REFSAR}	Trimmed internal reference to SAR	-1	_	+1	%	Percentage of Vbg (1.024 V). Guaranteed by characterization
SID261	F _{SARINTREF}	SAR operating speed without external reference bypass	_	500	_	ksps	12-bit resolution. Guaranteed by characterization
SID262	T _{CLKSWITCH}	Clock switching from clk1 to clk2 in clk1 periods	3	_	4	Periods	Guaranteed by design
* Tws48 and	Tws24 are guaranteed	d by Design					

Table 44. UDB Port Adaptor Specifications

(Based on LPC Component Specs; all specs except TLCLKDO are guaranteed by design -10-pF load, 3-V V_{DDIO} and V_{DDD})

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID263	T _{LCLKDO}	LCLK to output delay	_	_	18	ns	
SID264	T _{DINLCLK}	Input setup time to LCLCK rising edge	_	_	7	ns	
SID265	T _{DINLCLKHLD}	Input hold time from LCLK rising edge	0	_	_	ns	
SID266	T _{LCLKHIZ}	LCLK to output tristated	_	_	28	ns	
SID267	T _{FLCLK}	LCLK frequency	-	_	33	MHz	
SID268	T _{LCLKDUTY}	LCLK duty cycle (percentage high)	40	_	60	%	

Table 45. USB Device Block Specifications (USB only)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID321	Vusb_5	Device supply for USB operation	4.5	-	5.5	V	USB Configured, USB Reg. enabled
SID322	Vusb_3.3	Device supply for USB operation	3.15	-	3.6	V	USB Configured, USB Reg. bypassed
SID323	Vusb_3.3	Device supply for USB operation (Functional operation only)	2.85	_	3.6	V	USB Configured, USB Reg. bypassed
SID324	lusb_config	Device supply current in Active mode, IMO = 24 MHz	_	10	_	mA	V _{DDD} = 5 V
SID325	lusb_config	Device supply current in Active mode, IMO = 24 MHz	_	8	_	mA	V _{DDD} = 3.3 V
SID326	Isub_suspend	Device supply current in Sleep mode	_	0.5	_	mA	V _{DDD} = 5 V, PICU wakeup
SID327	Isub_suspend	Device supply current in Sleep mode	_	0.3	_	mA	V _{DDD} = 5 V, Device disconnected
SID328	Isub_suspend	Device supply current in Sleep mode	_	0.5	_	mA	V _{DDD} = 3.3 V, PICU wakeup
SID329	Isub_suspend	Device supply current in Sleep mode	_	0.3	_	mA	V _{DDD} = 3.3 V, Device disconnected

Document Number: 001-91686 Rev. *H Page 34 of 46



Table 46. SIO Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SIO DC S	pecifications			-			
SID330	V _{IH}	Input voltage high threshold	0.7*VDD	-	_	V	CMOS input; with respect to V _{DDIO}
SID331	V _{IL}	Input voltage low threshold	_	_	0.3*VDD	V	CMOS input; with respect to V _{DDIO}
SID332	V _{IH}	Differential input mode high voltage; hysteresis disabled	Vr+0.2	_	_	V	Vr is the SIO reference voltage
SID333	V_{IL}	Differential input mode low voltage, hysteresis disabled	_	-	Vr-0.2	V	Vr is the SIO reference voltage
SID334	V _{OH}	Output high voltage in unregulated mode	VDDIO - 0.4	_	_	V	$I_{OH} = 4 \text{ mA}, V_{DD} = 3.3 \text{ V}$
SID335	V _{OH}	Output high voltage in regulated mode	Vr - 0.65	_	Vr + 0.2	V	I _{OH} = 1 mA
SID336	V _{OH}	Output high voltage in regulated mode	Vr - 0.3	ı	Vr + 0.2	V	I _{OH} = 0.1 mA
SID337	V_{OL}	Output low voltage	_	_	0.8	V	V _{DDIO} = 3.3 V, I _{OL} = 25 mA
SID338	V_{OL}	Output low voltage	_	_	0.4	V	V _{DDIO} = 1.8 V, I _{OL} = 4 mA
SID339	Vinref	Input voltage reference	0.48	_	0.52*VDDIO	V	
SID340	Voutref	Output voltage reference (regulated mode)	1	-	VDDIO-1	V	V _{DDIO} > 3.3
SID341	Voutref	Output voltage reference (regulated mode)	1	-	VDDIO-0.5	V	V _{DDIO} < 3.3
SID342	R _{PULLUP}	Pull-up resistor	3.5	5.6	8.5	kΩ	
SID343	R _{PULLDOWN}	Pull-down resistor	3.5	5.6	8.5	kΩ	
SID344	I _{IL}	Input leakage current (absolute value)	_	-	14	nA	V _{IH} ≤ V _{DDSIO} ; 25 °C
SID345	I _{IL}	Input leakage current (absolute value)	_	-	10	nA	V _{IH} > V _{DDSIO} ; 25 °C
SID346	C _{IN}	Input capacitance	_	_	7	pF	
SID347	VHYST-Single	Hysteresis in single-ended mode	_	40	_	mV	
SID348	VHYST_Diff	Hysteresis in differential mode	_	35	_	mV	
SID349	I _{DIODE}	Current through protection diode to V _{DD} /V _{SS}	_	-	100	μA	
SIO AC S	pecifications (G	uaranteed By Design)			-		
SID350	T _{RISEF}	Rise time in Fast Strong mode	-	_	12	ns	3.3-V V _{DD} , Cload = 25 pF
SID351	T _{FALLF}	Fall time in Fast Strong mode	_	_	12	ns	3.3-V V _{DD} , Cload = 25 pF
SID352	T _{RISES}	Rise time in Slow Strong mode	_	_	75	ns	3.3-V V _{DD} , Cload = 25 pF
SID353	T _{FALLS}	Fall time in Slow Strong mode	_	_	70	ns	3.3-V V _{DD} , Cload = 25 pF
SID354	F _{SIOUT1}	SIO Fout; Unregulated, Fast Strong mode	_	-	33	MHz	$3.3\text{-V} \le V_{DD} \le 5.5 \text{ V}, 25 \text{ pF}.$ Guaranteed by design.
SID355	F _{SIOUT2}	SIO Fout; Unregulated, Fast Strong mode	_	-	16	MHz	$1.71-V \le V_{DD} \le 3.3 \text{ V, } 25 \text{ pF}$
SID356	F _{SIOUT3}	SIO Fout; Regulated, Fast Strong mode	_	-	20	MHz	$3.3-V \le V_{DD} \le 5.5 \text{ V}, 25 \text{ pF}$
SID357	F _{SIOUT4}	SIO Fout; Regulated, Fast Strong mode	-	_	10	MHz	1.71 V ≤ V _{DD} ≤ 3.3 V, 25 pF

Document Number: 001-91686 Rev. *H Page 35 of 46



Table 46. SIO Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID358	F _{SIOUT3}	SIO Fout; Unregulated, Slow Strong mode.	_	_	5	MHz	$3.3 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, 25 \text{ pF}$
SID359	F _{SIOUT4}	SIO Fout, Unregulated, Slow Strong mode.	-	_	3.5	MHz	$1.71 \text{ V} \le \text{V}_{DD} \le 3.3 \text{ V}, 25 \text{ pF}$
SID360	F _{SIOUT5}	SIO Fout, Regulated, Slow Strong mode.	_	-	2.5	MHz	1.7 V ≤ V _{DD} ≤ 5.5 V, 25 pF
SID361	F _{GPIOIN}	GPIO input operating frequency;1.71 V ≤ V _{DD} ≤ 5.5 V	_	_	48	MHz	1.71 V ≤ V _{DD} ≤ 5.5 V

Table 47. CAN Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID420	IDD_CAN	Block current consumption	-	_	200	uA	
SID421	CAN_bits	CAN Bit rate (Min 8-MHz clock)	1	1	1	Mbps	

Document Number: 001-91686 Rev. *H Page 36 of 46



Ordering Information

The PSoC 4200-L family part numbers and features are listed in the following table.

Table 48. PSoC 4200-L Ordering Information

	0. 1 000 4200 E 01u								•								D		
								F	eatures								Pack	age	
Category	NdW	Max CPU Speed (MHz)	Flash (KB)	SRAM (KB)	Ban	Op-amp (CTBm)	CSD	Direct LCD Drive	12-bit SAR ADC	LP Comparators	TCPWM Blocks	SCB Blocks	USB Full Speed	CAN	OId9	48-TQFP	64-TQFP	68-QFN	124-VFBGA
	CY8C4246AZI-L423	48	64	8	8	2	1	>	1000 ksps	2	8	3	-	-	38	/	-	-	-
	CY8C4246AZI-L433	48	64	8	8	2	-	_	1000 ksps	2	8	3	~	_	38	~	_	-	-
4246	CY8C4246AZI-L435	48	64	8	8	2	-	_	1000 ksps	2	8	4	~	_	53	-	~	-	-
	CY8C4246AZI-L445	48	64	8	8	2	2	>	1000 ksps	2	8	4	~	-	53	_	~	-	-
	CY8C4246LTI-L445	48	64	8	8	2	2	>	1000 ksps	2	8	4	~	_	57	_	_	~	-
	CY8C4247AZI-L423	48	128	16	8	2	1	~	1000 ksps	2	8	3	_	_	38	~	_	-	-
	CY8C4247AZI-L433	48	128	16	8	2	-	_	1000 ksps	2	8	3	~	_	38	~	_	-	-
	CY8C4247AZI-L445	48	128	16	8	2	2	>	1000 ksps	2	8	4	~	_	53	_	~	-	-
	CY8C4247LTI-L445	48	128	16	8	2	2	~	1000 ksps	2	8	4	~	_	57	-	_	~	-
4247	CY8C4247AZI-L475	48	128	16	8	4	2	-	1000 ksps	2	8	4	~	-	53	_	~	-	-
12-17	CY8C4247LTI-L475	48	128	16	8	4	2	_	1000 ksps	2	8	4	~	_	57	_	_	~	-
	CY8C4247BZI-L479	48	128	16	8	4	2	ı	1000 ksps	2	8	4	>	ı	98	-	-	-	~
	CY8C4247AZI-L485	48	128	16	8	4	2	>	1000 ksps	2	8	4	>	>	53	ı	~	-	-
	CY8C4247LTI-L485	48	128	16	8	4	2	>	1000 ksps	2	8	4	~	>	57	_	_	~	-
	CY8C4247BZI-L489	48	128	16	8	4	2	>	1000 ksps	2	8	4	>	>	98	-	-	-	~
	CY8C4248BZI-L469	48	256	32	8	4	-	ı	1000 ksps	2	8	4	ı	ı	96	ı	-	-	~
	CY8C4248AZI-L475	48	256	32	8	4	2	-	1000 ksps	2	8	4	>	-	53	-	~	-	-
	CY8C4248LTI-L475	48	256	32	8	4	2	-	1000 ksps	2	8	4	~	-	57	-	-	~	_
4248	CY8C4248BZI-L479	48	256	32	8	4	2	-	1000 ksps	2	8	4	~	-	98	-	-	-	~
	CY8C4248AZI-L485	48	256	32	8	4	2	>	1000 ksps	2	8	4	>	>	53	-	~	-	-
	CY8C4248LTI-L485	48	256	32	8	4	2	~	1000 ksps	2	8	4	~	~	57	_	-	~	_
	CY8C4248BZI-L489	48	256	32	8	4	2	>	1000 ksps	2	8	4	>	>	98	ı	-	-	~

Document Number: 001-91686 Rev. *H Page 37 of 46




The nomenclature used in Table 48 is based on the following part numbering convention:

Field	Description	Values	Meaning
CY8C	Cypress Prefix		
4	Architecture	4	PSoC 4
Α	Family	2	4200 Family
В	CPU Speed	4	48 MHz
С	Flash Capacity	6	64 KB
		7	128 KB
		8	256 KB
DE	Package Code	AX, AZ	TQFP
		LT	QFN
		BZ	BGA
		FD	CSP
F	Temperature Range	I	Industrial
S	Silicon Family	N/A	PSoC 4A
		L	PSoC 4A-L
		BL	PSoC 4A-BLE
XYZ	Attributes Code	000-999	Code of feature set in the specific family

Part Numbering Conventions

The part number fields are defined as follows.



Document Number: 001-91686 Rev. *H Page 38 of 46



Packaging

The description of the PSoC4200-L package dimensions follows.

SPEC ID#	Package	Description	Package DWG #
PKG_1	124-ball VFBGA	124-ball, 9 mm x 9 mm x 1.0 mm height with 0.65 mm ball pitch	001-97718
PKG_2	64-pin TQFP	64-pin TQFP, 10 mm x10 mm x 1,4 mm height with 0.5 mm pitch	51-85051
PKG_3	68-pin QFN	68-pin QFN, 8 mm x 8 mm x 1.0 mm height with 0.4 mm pitch	001-09618
PKG_4	48-pin TQFP	48-pin TQFP, 7 mm x 7 mm x 1.4 mm height with 0.5 mm pitch	51-85135

Table 49. Package Characteristics

Parameter	Description	Conditions	Min	Тур	Max	Units
T _A	Operating ambient temperature		-40	25.00	85	°C
T _J	Operating junction temperature		-40	_	100	°C
T_JA	Package θ _{JA} (124-ball VFBGA)		_	35	_	°C/Watt
T_JA	Package θ _{JA} (64-pin TQFP)		-	54	_	°C/Watt
T_JA	Package θ _{JA} (68-pin QFN)		-	17	_	°C/Watt
T_JA	Package θ _{JA} (48-pin TQFP)		-	67	-	°C/Watt

Table 50. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature	Maximum Time at Peak Temperature
All packages	260 °C	30 seconds


Table 51. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2

Package	MSL
All packages	MSL 3

Document Number: 001-91686 Rev. *H Page 39 of 46



Figure 8. 124-Ball VFBGA Package Outline



	DIMENSIONS					
SYMBOL	MIN.	NOM.	MAX.			
Α	-	1.0				
A1	0.16	0.16 0.21				
D	8.90	8.90 9.00				
E	8.90 9.00 9.10					
D1	7.80 BSC					
E1	7.80 BSC					
MD	13					
ME	13					
N		124				
Øь	0.25	0.30	0.35			
eD	0.65 BSC					
eE	0.65 BSC					
SD	0					
SE	0					

NOTES:

- ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. SOLDER BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- 3. "e" REPRESENTS THE SOLDER BALL GRID PITCH.
- 4. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- ⚠ DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- A'SD' AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW "SD" OR "SE" = 0.


 WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW
- "SD" = eD/2 AND "SE" = eE/2.

 A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK
- METALIZED MARK, INDENTATION OR OTHER MEANS.
- ** "INDICATES THE THEORETICAL CENTER OF DEPOPULATED SOLDER
 BALLS.

9. JEDEC SPECIFICATION NO. REF. : MO-280.

001-97718 *A

Figure 9. 64-Pin TQFP Package Outline



Document Number: 001-91686 Rev. *H Page 40 of 46

001-09618 *E







Figure 10. 68-Pin QFN Package Outline

NOTES:

- 1. MATCH AREA IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC#: MO-220
- 3. PACKAGE WEIGHT: 17 ± 2mg
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

44 40 D' TOED D. J. . . . O. d'



Document Number: 001-91686 Rev. *H Page 41 of 46



Acronyms

Table 52. Acronyms Used in this Document

Acronym	Description
abus	analog local bus
ADC	analog-to-digital converter
AG	analog global
AHB	AMBA (advanced microcontroller bus architecture) high-performance bus, an ARM data transfer bus
ALU	arithmetic logic unit
AMUXBUS	analog multiplexer bus
API	application programming interface
APSR	application program status register
ARM [®]	advanced RISC machine, a CPU architecture
ATM	automatic thump mode
BW	bandwidth
CAN	Controller Area Network, a communications protocol
CMRR	common-mode rejection ratio
CPU	central processing unit
CRC	cyclic redundancy check, an error-checking protocol
DAC	digital-to-analog converter, see also IDAC, VDAC
DFB	digital filter block
DIO	digital input/output, GPIO with only digital capabilities, no analog. See GPIO.
DMIPS	Dhrystone million instructions per second
DMA	direct memory access, see also TD
DNL	differential nonlinearity, see also INL
DNU	do not use
DR	port write data registers
DSI	digital system interconnect
DWT	data watchpoint and trace
ECC	error correcting code
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
EMI	electromagnetic interference
EMIF	external memory interface
EOC	end of conversion
EOF	end of frame
EPSR	execution program status register
ESD	electrostatic discharge

 Table 52. Acronyms Used in this Document (continued)

Acronym	Description
ETM	embedded trace macrocell
FIR	finite impulse response, see also IIR
FPB	flash patch and breakpoint
FS	full-speed
GPIO	general-purpose input/output, applies to a PSoC pin
HVI	high-voltage interrupt, see also LVI, LVD
IC	integrated circuit
IDAC	current DAC, see also DAC, VDAC
IDE	integrated development environment
I ² C, or IIC	Inter-Integrated Circuit, a communications protocol
IIR	infinite impulse response, see also FIR
ILO	internal low-speed oscillator, see also IMO
IMO	internal main oscillator, see also ILO
INL	integral nonlinearity, see also DNL
I/O	input/output, see also GPIO, DIO, SIO, USBIO
IPOR	initial power-on reset
IPSR	interrupt program status register
IRQ	interrupt request
ITM	instrumentation trace macrocell
LCD	liquid crystal display
LIN	Local Interconnect Network, a communications protocol.
LR	link register
LUT	lookup table
LVD	low-voltage detect, see also LVI
LVI	low-voltage interrupt, see also HVI
LVTTL	low-voltage transistor-transistor logic
MAC	multiply-accumulate
MCU	microcontroller unit
MISO	master-in slave-out
NC	no connect
NMI	nonmaskable interrupt
NRZ	non-return-to-zero
NVIC	nested vectored interrupt controller
4	
NVL	nonvolatile latch, see also WOL
NVL opamp	nonvolatile latch, see also WOL operational amplifier

Document Number: 001-91686 Rev. *H Page 42 of 46



Table 52. Acronyms Used in this Document (continued)

Acronym	Description
PC	program counter
PCB	printed circuit board
PGA	programmable gain amplifier
PHUB	peripheral hub
PHY	physical layer
PICU	port interrupt control unit
PLA	programmable logic array
PLD	programmable logic device, see also PAL
PLL	phase-locked loop
PMDD	package material declaration data sheet
POR	power-on reset
PRES	precise power-on reset
PRS	pseudo random sequence
PS	port read data register
PSoC [®]	Programmable System-on-Chip™
PSRR	power supply rejection ratio
PWM	pulse-width modulator
RAM	random-access memory
RISC	reduced-instruction-set computing
RMS	root-mean-square
RTC	real-time clock
RTL	register transfer language
RTR	remote transmission request
RX	receive
SAR	successive approximation register
SC/CT	switched capacitor/continuous time
SCL	I ² C serial clock
SDA	I ² C serial data
S/H	sample and hold
SINAD	signal to noise and distortion ratio
SIO	special input/output, GPIO with advanced features. See GPIO.
SOC	start of conversion
SOF	start of frame
SPI	Serial Peripheral Interface, a communications protocol
SR	slew rate
SRAM	static random access memory
SRES	software reset
SWD	serial wire debug, a test protocol

Table 52. Acronyms Used in this Document (continued)

Acronym	Description		
SWV	single-wire viewer		
TD	transaction descriptor, see also DMA		
THD	total harmonic distortion		
TIA	transimpedance amplifier		
TRM	technical reference manual		
TTL	transistor-transistor logic		
TX	transmit		
UART	Universal Asynchronous Transmitter Receiver, a communications protocol		
UDB	universal digital block		
USB	Universal Serial Bus		
USBIO	USB input/output, PSoC pins used to connect to a USB port		
VDAC	voltage DAC, see also DAC, IDAC		
WDT	watchdog timer		
WOL	write once latch, see also NVL		
WRES	watchdog timer reset		
XRES	external reset I/O pin		
XTAL	crystal		

Document Number: 001-91686 Rev. *H Page 43 of 46



Document Conventions

Units of Measure

Table 53. Units of Measure

Symbol	Unit of Measure			
°C	degrees Celsius			
dB	decibel			
fF	femto farad			
Hz	hertz			
KB	1024 bytes			
kbps	kilobits per second			
Khr	kilohour			
kHz	kilohertz			
kΩ	kilo ohm			
ksps	kilosamples per second			
LSB	least significant bit			
Mbps	megabits per second			
MHz	megahertz			
ΜΩ	mega-ohm			
Msps	megasamples per second			
μΑ	microampere			
μF	microfarad			
μH				
-	micronogand			
μs μV	microsecond			
μW	microvolt			
mΑ	microwatt			
	milliampere			
ms mV	millisecond			
nA	millivolt			
	nanoampere			
ns nV	nanosecond			
Ω	nanovolt			
_	ohm			
pF	picofarad			
ppm	parts per million			
ps	picosecond			
S	second			
sps	samples per second			
sqrtHz	square root of hertz			
V	volt			

Document Number: 001-91686 Rev. *H Page 44 of 46



Revision History

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	4414601	WKA	02/06/2015	New datasheet for new device family.
*A	4774497	WKA	05/22/2015	Updated Pin List. Added a footnote explaining ground perturbations in GPIO AC Specifications. Updated values for SID269, SID270, SID271, and SID291. Added Conditions for Deep Sleep Mode in Opamp Specifications. Updated Conditions for SID_DS_10 through SID_DS_18. Added Conditions for SID_DS_22 through SID_DS_24. Updated description for SID85 and SID85A. Updated values for SID89, SID248, SID259, SID91, SID258, and SID92. Updated max value for SID.TCPWM.2A. Updated typ and max values for SID149. Added PLL DC Specifications and PLL AC Specifications. Updated Watch Crystal Oscillator (WCO) Specifications. Added CAN Specifications. Changed µFBGA package to VFBGA package.
*B	4867142	WKA	08/03/2015	Changed datasheet status to Preliminary. Updated Pinouts. Removed typ value for SID43. Updated Conditions for SID_DS_7, SID_DS_8, and SID_DS_9. Updated max value for SID87. Removed SID179. Added External Crystal Oscillator (ECO) Specifications. Updated max value for SID321, SID353, and SID359. Added "Guaranteed by Design" note for SID354. Updated Ordering Information.
*C	5034067	WKA	12/03/2015	Updated Conditions for SID85A, SID247A, SID259, SID92, SID417, SID416A Updated typ and max values for SID410. Updated description for SID323. Added "Guaranteed by Characterization" note for SIO AC Specs. Updated Ordering Information.
*D	5170871	WKA	03/11/2016	Removed VDDA and VDDIO pins in Regulated External Supply section. Updated values for Deep Sleep Mode, Hibernate Mode and Stop Mode in DC Specifications. Added SID299A. Added a note in UDB Port Adaptor Specifications that all specs except TLCLKDO are guaranteed by design. Updated T _{JA} value for the 124-VFBGA package.
*E	5281150	WKA	05/23/2016	Changed datasheet status to Final. Updated max values for SID6, SID7, SID8, SID9, SID31, SID32, SID34, SID35, SID40, SID41, SID43, and SID44. Updated the template.
*F	5516529	WKA	11/15/2016	Added CY8C4248BZI-L469 in Ordering Information.
*G	5559970	WKA	11/20/2016	Updated max values for SID33, SID34, and SID35. Updated SID171.
*H	5713202	GNKK	04/27/2017	Updated the Cypress logo and copyright information. Updated 124-ball VFBGA package diagram. Corrected typo in the part numbering convention table.

Document Number: 001-91686 Rev. *H Page 45 of 46



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/touch

cypress.com/wireless

cypress.com/usb

Products

USB Controllers

Wireless Connectivity

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot cypress.com/memory Memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic Touch Sensing

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2015-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-91686 Rev. *H Revised April 27, 2017 Page 46 of 46