

Features

- Fast Read Access Time - 90 ns
- Five-Volt-Only Reprogramming
- Sector Program Operation
 - Single Cycle Reprogram (Erase and Program)
 - 1024 Sectors (128 bytes/sector)
 - Internal Address and Data Latches for 128 Bytes
- Fast Sector Program Cycle Time - 10 ms
- Internal Program Control and Timer
- Low Power Dissipation
 - 50 mA Active Current
 - 100 μ A CMOS Standby Current
- Hardware and Software Data Protection
- DATA Polling for End of Program Detection
- High Reliability CMOS Technology
 - 1000 Program Cycles per Sector
 - 10-Year Data Retention
- Single 5V $\pm$ 10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- Full Military, Commercial, and Industrial Temperature Ranges

**1 Megabit
(128K x 8)
5-Volt Only
CMOS
PEROM**

Description


The AT29C010 is a 5-volt-only in-system Programmable and Erasable Read Only Memory (PEROM). Its 1 megabit of memory is organized as 131,072 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 90 ns with power dissipation of just 275 mW over the commercial temperature range. When the device is deselected, the CMOS standby current is less than 100 μ A.

continued on next page


Pin Configurations

Pin Name	Function
A0 - A16	Addresses
$\overline{CE}$	Chip Enable
$\overline{OE}$	Output Enable
$\overline{WE}$	Write Enable
I/O0 - I/O7	Data Inputs/Outputs
NC	No Connect

DIP Top View



PLCC and LCC Top View




Description (Continued)

To allow for simple in-system reprogrammability, the AT29C010 does not require high input voltages for programming. Five-volt-only commands determine the operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT29C010 is performed on a sector basis; 128 bytes of data are loaded into the device and then simultaneously programmed.

During a reprogram cycle, the address locations and 128 bytes of data are internally latched, freeing the address and data bus

for other operations. Following the initiation of a program cycle, the device will automatically erase the sector and then program the latched data using an internal control timer. The end of a program cycle can be detected by $\overline{\text{DATA}}$ polling of I/O7. Once the end of a program cycle has been detected, a new access for a read or program can begin.

Block Diagram



Device Operation

READ: The AT29C010 is accessed like an EPROM. When $\overline{\text{CE}}$ and $\overline{\text{OE}}$ are low and $\overline{\text{WE}}$ is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever $\overline{\text{CE}}$ or $\overline{\text{OE}}$ is high. This dual line control gives designers flexibility in preventing bus contention.

BYTE LOAD: Byte loads are used to enter the 128 bytes of a sector to be programmed or the software codes for data protection. A byte load is performed by applying a low pulse on the $\overline{\text{WE}}$ or $\overline{\text{CE}}$ input with $\overline{\text{CE}}$ or $\overline{\text{WE}}$ low (respectively) and $\overline{\text{OE}}$ high. The address is latched on the falling edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$, whichever occurs last. The data is latched by the first rising edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$.

PROGRAM: The device is reprogrammed on a sector basis. If a byte of data within a sector is to be changed, data for the entire sector must be loaded into the device. Any byte that is not loaded during the programming of its sector will be erased to read FFh. Once the bytes of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded

into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high to low transition on $\overline{\text{WE}}$ (or $\overline{\text{CE}}$) within 150 μs of the low to high transition of $\overline{\text{WE}}$ (or $\overline{\text{CE}}$) of the preceding byte. If a high to low transition is not detected within 150 μs of the last low to high transition, the load period will end and the internal programming period will start. A7 to A16 specify the sector address. The sector address must be valid during each high to low transition of $\overline{\text{WE}}$ (or $\overline{\text{CE}}$). A0 to A6 specify the byte address within the sector. The bytes may be loaded in any order; sequential loading is not required.

SOFTWARE DATA PROTECTION: A software controlled data protection feature is available on the AT29C010. Once the software protection is enabled a software algorithm must be issued to the device before a program may be performed. The software protection feature may be enabled or disabled by the user; when shipped from Atmel, the software data protection feature is disabled. To enable the software data protection, a series of three program commands to specific addresses with specific data must be performed. After the software data protec-

continued on next page

AT29C010

2

Device Operation (Continued)

tion is enabled the same three program commands must begin each program cycle in order for the programs to occur. All software program commands must obey the sector program timing specifications. Once set, the software data protection feature remains active unless its disable command is issued. Power transitions will not reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT29C010 in the following ways: (a) V_{CC} sense— if V_{CC} is below 3.8 V (typical), the program function is inhibited. (b) V_{CC} power on delay— once V_{CC} has reached the V_{CC} sense level, the device will automatically time out 5 ms (typical) before programming. (c) Program inhibit— holding any one of $\overline{OE}$ low, $\overline{CE}$ high or $\overline{WE}$ high inhibits program cycles. (d) Noise filter— pulses of less than 15 ns (typical) on the $\overline{WE}$ or $\overline{CE}$ inputs will not initiate a program cycle.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In addition, users may wish to use the software product identification mode to identify the part (i.e. using the device code), and have the system software use the appropriate sector size for

program operations. In this manner, the user can have a common board design for 256K to 4-megabit densities and, with each density's sector size in a memory map, have the system software apply the appropriate sector size.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT29C010 features $\overline{DATA}$ polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. $\overline{DATA}$ polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to $\overline{DATA}$ polling the AT29C010 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

OPTIONAL CHIP ERASE MODES: The entire device may be erased by either using a 6-byte software code or high voltage. For details, please contact Atmel.

Absolute Maximum Ratings*

Temperature Under Bias.....	-55°C to +125°C
Storage Temperature.....	-65°C to +150°C
All Input Voltages (including N.C. Pins) with Respect to Ground	-0.6V to +6.25V
All Output Voltages with Respect to Ground	-0.6V to $V_{CC} + 0.6V$
Voltage on $\overline{OE}$ with Respect to Ground	-0.6V to +13.5V

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Pin Capacitance ($f=1\text{MHz}$ $T=25^\circ\text{C}$) ⁽¹⁾

	Typ	Max	Units	Conditions
C_{IN}	4	6	pF	$V_{IN} = 0V$
C_{OUT}	8	12	pF	$V_{OUT} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.





D.C. and A.C. Operating Range

		AT29C010-90	AT29C010-12	AT29C010-15	AT29C010-20
Operating Temperature (Case)	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
	Mil.		-55°C - 125°C	-55°C - 125°C	-55°C - 125°C
V _{CC} Power Supply		5V±10%	5V±10%	5V±10%	5V±10%

Operating Modes

Mode	CE	OE	WE	Ai	I/O
Read	V _{IL}	V _{IL}	V _{IH}	Ai	DOUT
Program ⁽²⁾	V _{IL}	V _{IH}	V _{IL}	Ai	DIN
5V Chip Erase	V _{IL}	V _{IH}	V _{IL}	Ai	
Standby/Write Inhibit	V _{IH}	X ⁽¹⁾	X	X	High Z
Program Inhibit	X	X	V _{IH}		
Program Inhibit	X	V _{IL}	X		
Output Disable	X	V _{IH}	X		High Z
Product Identification	V _{IL}	V _{IL}	V _{IH}	A1-A16 = V _{IL} , A9 = V _{IH} , A0 = V _{IL} ⁽³⁾	Manufacturer Code ⁽⁴⁾
				A1-A16 = V _{IL} , A9 = V _{IH} , A0 = V _{IH} ⁽³⁾	Device Code ⁽⁴⁾

Notes: 1. X can be V_{IL} or V_{IH}.

2. Refer to A.C. Programming Waveforms.

3. V_{IH} = 12.0 V ± 0.5 V.

4. Manufacturer Code: 1F, Device Code: D5

D.C. Characteristics

Symbol	Parameter	Condition	Min	Max	Units
I _{LI}	Input Load Current	V _{IN} = 0V to V _{CC}		10	μA
I _{LO}	Output Leakage Current	V _{IO} = 0V to V _{CC}		10	μA
I _{SB1}	V _{CC} Standby Current CMOS	CE = V _{CC} - 0.3V to V _{CC}	Com.	100	μA
			Ind., Mil.	300	μA
I _{SB2}	V _{CC} Standby Current TTL	CE = 2.0V to V _{CC}		3	mA
I _{CC}	V _{CC} Active Current	f = 5 MHz; I _{OUT} = 0 mA		50	mA
V _{IL}	Input Low Voltage			0.8	V
V _{IH}	Input High Voltage		2.0		V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA		.45	V
V _{OH1}	Output High Voltage	I _{OH} = -400 μA	2.4		V
V _{OH2}	Output High Voltage CMOS	I _{OH} = -100 μA; V _{CC} = 4.5V	4.2		V


AT29C010

4

A.C. Read Characteristics

Symbol	Parameter	AT29C010-90		AT29C010-12		AT29C010-15		AT29C010-20		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
t_{ACC}	Address to Output Delay		90		120		150		200	ns
$t_{CE}^{(1)}$	$\overline{CE}$ to Output Delay		90		120		150		200	ns
$t_{OE}^{(2)}$	$\overline{OE}$ to Output Delay	0	40	0	50	0	70	0	80	ns
$t_{DF}^{(3,4)}$	$\overline{CE}$ or $\overline{OE}$ to Output Float	0	40	0	40	0	50	0	55	ns
t_{OH}	Output Hold from $\overline{OE}$, $\overline{CE}$ or Address, whichever occurred first	0		0		0		0		ns


A.C. Read Waveforms




Notes:

- $\overline{CE}$ may be delayed up to $t_{ACC} - t_{CE}$ after the address transition without impact on t_{ACC} .
- $\overline{OE}$ may be delayed up to $t_{CE} - t_{OE}$ after the falling edge of $\overline{CE}$ without impact on t_{CE} or by $t_{ACC} - t_{OE}$ after an address change without impact on t_{ACC} .
- t_{DF} is specified from $\overline{OE}$ or $\overline{CE}$ whichever occurs first ($C_L = 5pF$).
- This parameter is characterized and is not 100% tested.

Input Test Waveforms and Measurement Level




Output Test Load




A.C. Byte Load Characteristics

Symbol	Parameter	Min	Max	Units
t_{AS}, t_{OES}	Address, $\overline{OE}$ Set-up Time	0		ns
t_{AH}	Address Hold Time	50		ns
t_{CS}	Chip Select Set-up Time	0		ns
t_{CH}	Chip Select Hold Time	0		ns
t_{WP}	Write Pulse Width ($\overline{WE}$ or $\overline{CE}$)	90		ns
t_{DS}	Data Set-up Time	50		ns
t_{DH}, t_{OEH}	Data, $\overline{OE}$ Hold Time	0		ns
t_{WC}	Write Cycle Time		10	ms

A.C. Byte Load Waveforms- $\overline{WE}$ Controlled




A.C. Byte Load Waveforms- $\overline{CE}$ Controlled



Program Cycle Characteristics

Symbol	Parameter	Min	Max	Units
t _{WC}	Write Cycle Time		10	ms
t _{AS}	Address Set-up Time	0		ns
t _{AH}	Address Hold Time	50		ns
t _{DS}	Data Set-up Time	50		ns
t _{DH}	Data Hold Time	0		ns
t _{WP}	Write Pulse Width	90		ns
t _{BLC}	Byte Load Cycle Time		150	μs
t _{WPH}	Write Pulse Width High	100		ns


Program Cycle Waveforms




Notes: A7 through A16 must specify the sector address during each high to low transition of $\overline{WE}$ (or $\overline{CE}$).
 $\overline{OE}$ must be high when $\overline{WE}$ and $\overline{CE}$ are both low.
 All bytes that are not loaded within the sector being programmed will be erased to FF.



Software Data Protection Enable Algorithm ⁽¹⁾




Software Data Protection Disable Algorithm ⁽¹⁾



Notes for software program code:

1. Data Format: I/O7 - I/O0 (Hex);
Address Format: A14 - A0 (Hex).
2. Data Protect state will be activated at end of program cycle.
3. Data Protect state will be deactivated at end of program period.
4. 128 bytes of data MUST BE loaded.

Software Protected Program Cycle Waveform



- Notes:
- A7 through A16 must specify the sector address during each high to low transition of $\overline{WE}$ (or $\overline{CE}$) after the software code has been entered.
 - $\overline{OE}$ must be high when $\overline{WE}$ and $\overline{CE}$ are both low.
 - All bytes that are not loaded within the sector being programmed will be erased to FF.


AT29C010

Data Polling Characteristics⁽¹⁾

Symbol	Parameter	Min	Typ	Max	Units
t _{DH}	Data Hold Time	10			ns
t _{OE}	$\overline{\text{OE}}$ Hold Time	10			ns
t _{OE}	$\overline{\text{OE}}$ to Output Delay			100	ns
t _{WR}	Write Recovery Time	0			ns

Note: 1. These parameters are characterized and not 100% tested.

Data Polling Waveforms




Toggle Bit Characteristics⁽¹⁾

Symbol	Parameter	Min	Typ	Max	Units
t _{DH}	Data Hold Time	10			ns
t _{OE}	$\overline{\text{OE}}$ Hold Time	10			ns
t _{OE}	$\overline{\text{OE}}$ to Output Delay			100	ns
t _{OEHP}	$\overline{\text{OE}}$ High Pulse	150			ns
t _{WR}	Write Recovery Time	0			ns

Note: 1. These parameters are characterized and not 100% tested.


Toggle Bit Waveforms




Notes:

1. Toggling either $\overline{\text{OE}}$ or $\overline{\text{CE}}$ or both $\overline{\text{OE}}$ and $\overline{\text{CE}}$ will operate toggle bit.
2. Beginning and ending state of I/O6 will vary.
3. Any address location may be used but the address should not vary.

Software Product Identification Entry ⁽¹⁾




Software Product Identification Exit ⁽¹⁾




Notes for software product identification:

1. Data Format: I/O7 - I/O0 (Hex);
Address Format: A14 - A0 (Hex).
2. A1 - A16 = V_{IL}.
Manufacture Code is read for A0 = V_{IL};
Device Code is read for A0 = V_{IH}.
3. The device does not remain in identification mode if powered down.
4. The device returns to standard operation mode.


NORMALIZED SUPPLY CURRENT vs.
TEMPERATURE



NORMALIZED SUPPLY CURRENT vs.
SUPPLY VOLTAGE



NORMALIZED SUPPLY CURRENT vs.
ADDRESS FREQUENCY



//

Ordering Information

t _{ACC} (ns)	I _{CC} (mA)		Ordering Code	Package	Operation Range
	Active	Standby			
90	50	0.1	AT29C010-90DC AT29C010-90JC AT29C010-90LC AT29C010-90PC	32D6 32J 32L 32P6	Commercial (0° to 70°C)
	50	0.3	AT29C010-90DI AT29C010-90JI AT29C010-90LI AT29C010-90PI	32D6 32J 32L 32P6	Industrial (-40° to 85°C)
120	50	0.1	AT29C010-12DC AT29C010-12JC AT29C010-12LC AT29C010-12PC	32D6 32J 32L 32P6	Commercial (0° to 70°C)
	50	0.3	AT29C010-12DI AT29C010-12JI AT29C010-12LI AT29C010-12PI	32D6 32J 32L 32P6	Industrial (-40° to 85°C)
			AT29C010-12DM AT29C010-12LM	32D6 32L	Military (-55°C to 125°C)
			AT29C010-12DM/883 AT29C010-12LM/883	32D6 32L	Military/883C Class B, Fully Compliant (-55°C to 125°C)
150	50	0.1	AT29C010-15DC AT29C010-15JC AT29C010-15LC AT29C010-15PC	32D6 32J 32L 32P6	Commercial (0° to 70°C)
	50	0.3	AT29C010-15DI AT29C010-15JI AT29C010-15LI AT29C010-15PI	32D6 32J 32L 32P6	Industrial (-40° to 85°C)
			AT29C010-15DM AT29C010-15LM	32D6 32L	Military (-55°C to 125°C)
			AT29C010-15DM/883 AT29C010-15LM/883	32D6 32L	Military/883C Class B, Fully Compliant (-55°C to 125°C)
200	50	0.1	AT29C010-20DC AT29C010-20JC AT29C010-20LC AT29C010-20PC	32D6 32J 32L 32P6	Commercial (0° to 70°C)
	50	0.3	AT29C010-20DI AT29C010-20JI AT29C010-20LI AT29C010-20PI	32D6 32J 32L 32P6	Industrial (-40° to 85°C)
			AT29C010-20DM AT29C010-20LM	32D6 32L	Military (-55°C to 125°C)
			AT29C010-20DM/883 AT29C010-20LM/883	32D6 32L	Military/883C Class B, Fully Compliant (-55°C to 125°C)

AT29C010

Ordering Information

(Contact Atmel on TSOP availability)


t _{ACC} (ns)	I _{CC} (mA)		Ordering Code	Package	Operation Range
	Active	Standby			
120	50	0.1	AT29C010-12TC	32T	Commercial (0° to 70°C)
150	50	0.1	AT29C010-15TC	32T	Commercial (0° to 70°C)

Package Type	
32D6	32 Lead, 0.600" Wide, Non-Windowed, Ceramic Dual Inline Package (Cerdip)
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)
32L	32 Pad, Non-Windowed, Ceramic Leadless Chip Carrier (LCC)
32P6	32 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)
32T	32 Lead, Thin Small Outline Package (TSOP)




Packaging Information


**28D6, 28 Lead, 0.600" Wide, Non-Windowed,
Ceramic Dual Inline Package (Cerdip)**
Dimensions in Inches and (Millimeters)
MIL-M-38510 D-10 CONFIG 1




**32D6, 32 Lead, 0.600" Wide, Non-Windowed,
Ceramic Dual Inline Package (Cerdip)**
Dimensions in Inches and (Millimeters)



32J, 32 Lead, Plastic J-Leaded Chip Carrier (PLCC)
Dimensions in Inches and (Millimeters)
JEDEC OUTLINE MO-052 AE



**32L, 32 Pad, Non-Windowed,
Ceramic Leadless Chip Carrier (LCC)**
Dimensions in Inches and (Millimeters)
MIL-M-38510 C-12




Packages


14

Packaging Information


**28P6, 28 Lead, 0.600" Wide,
Plastic Dual Inline Package (PDIP)**
Dimensions in Inches and (Millimeters)




**32P6, 32 Lead, 0.600" Wide,
Plastic Dual Inline Package (PDIP)**
Dimensions in Inches and (Millimeters)



28T, 28 Lead, Thin Small Outline Package (TSOP)
Dimensions in Inches and (Millimeters)



32T, 32 Lead, Thin Small Outline Package (TSOP)
Dimensions in Inches and (Millimeters)



15

Atmel Headquarters

2125 O'Nel Drive
San Jose, CA 95131
Tel. (408) 441-0311
Fax. (408) 436-4200

Atmel Colorado Springs Operation

1150 E. Cheyenne Mt. Blvd.
Colorado Springs, CO 80906
Tel. (719) 576-3300
Fax. (719) 540-1759

Atmel Corporate Sales Offices

Domestic

2125 O'Nel Drive
San Jose, CA 95131
Tel. (408) 441-0311
Fax. (408) 436-4200

300 Granite Street
Suite 106
Braintree, MA 02184
Tel. (617) 849-0220
Fax. (617) 848-0012

17304 Preston Road
Suite 720, Lockbox 33
Dallas, TX 75252
Tel. (214) 733-3366
Fax. (214) 733-3163

2300 N. Barrington Road
Suite 400
Hoffman Estates, IL 60195
Tel. (708) 490-5360
Fax. (708) 884-1872

100 Pacifica
Suite 340
Irvine, CA 92718
Tel. (714) 727-3762
Fax. (714) 727-3763

International

Atmel U.K. Ltd.
Coliseum Business Centre
Riverside Way
Camberley, Surrey
England, GU15 3YL
Tel. 011-44-276-686677
Fax. 011-44-276-686697

Atmel Asia Ltd.
Room 1219
Chinachem Golden Plaza
77 Mody Road
Tsimshatsui East
Kowloon, Hong Kong
Tel. 852-7219778
Fax. 852-7221369
Fax. 852-7230651

Atmel Japan K.K.
NT Building, 1-9-12
Uchikanda, Chiyoda-Ku
Tokyo, Japan 101
Tel. 81-3-5259-0211
Fax. 81-3-5259-0217

Atmel Singapore Pte. Ltd.
6001 Beach Road
11-03 Golden Mile Tower
Singapore 0719
Tel. 65-2999212
Fax. 65-2992891

Atmel Korea Ltd.
Room 203, Sungrak Building
682-2, Daelim-Dong
Youngdeungpo-Gu
Seoul, Korea
Tel. 82-2-8417130
Fax. 82-2-8417131



© Copyright Atmel Corporation 1992.

Atmel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Atmel Corporation product. No other circuit patent licenses are implied. Atmel Corporation's products are not authorized for use as critical components in life support devices or systems.

00130A-2/92/25M

Is a Registered Trademark of Atmel Corporation, 2125 O'Nel Drive, San Jose, CA 95131, Tel. (408) 441-0311, Fax. (408) 436-4200.

16

JUN 15 1992

032057 ✓ _ _