

FEATURES

Low Cost
Fast Settling: 100ns
Low Power Dissipation
Low Feedthrough: 1/2LSB @ 200kHz
Full Four-Quadrant Multiplying

APPLICATIONS


Battery Operated Equipment
Low Power, Ratiometric A/D Converters
Digitally Controlled Gain Circuits
Digitally Controlled Attenuators
CRT Character Generation
Low Noise Audio Gain Control

GENERAL DESCRIPTION


The AD7523 is a low cost, monolithic multiplying digital-to-analog converter packaged in a 16-pin DIP. The device uses an advanced monolithic, thin-film-on-CMOS technology to provide 8-bit resolution with accuracy to 10-bits and very low power dissipation.

The AD7523's excellent multiplying characteristics and low cost allow it to be used in a wide ranging field of applications such as: low noise audio gain control, CRT character generation, motor speed control, digitally controlled attenuators, etc.

AD7523 FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



ORDERING INFORMATION

Model	Linearity	Package	Operating Temperature Range	Package Identification ¹
AD7523JN	±1/2LSB	16 pin Plastic	0 to +70°C	N16B
AD7523KN	±1/4LSB			
AD7523LN	±1/8LSB			

¹ See Section 19 for package outline information.

SPECIFICATIONS (V_{DD} = +15V, V_{REF} = +10V unless otherwise noted)

PARAMETER	T _A = +25°C	T _A = T _{min} to T _{max}	TEST CONDITION
STATIC ACCURACY			
Resolution	8 Bits min	8 Bits min	
Nonlinearity ¹			V _{OUT1} = V _{OUT2} = 0V
AD7523JN	±1/2LSB max (±0.2% FSR max)	±1/2LSB max (±0.2% FSR max)	
AD7523KN	±1/4LSB max (±0.1% FSR max)	±1/4LSB max (±0.1% FSR max)	
AD7523LN	±1/8LSB max (±0.05% FSR max)	±1/8LSB max (±0.05% FSR max)	
Monotonicity	Guaranteed over T _{min} to T _{max}		V _{OUT1} = V _{OUT2} = 0V
Gain Error ^{1,2,3}	-1.5% of FSR min, +1.5% of FSR max	-1.8% of FSR min, +1.8% of FSR max	Digital Inputs = V _{INH}
Power Supply Rejection (Gain) ^{1,2}	0.02% per % max	0.03% per % max	V _{DD} = +14V to +15V
			Digital Inputs = V _{INH}
Output Leakage Current			
I _{OUT1} (pin 1)	±50nA max	±200nA max	V _{OUT1} = V _{OUT2} = 0V, V _{REF} = ±10V
I _{OUT2} (pin 2)	±50nA max	±200nA max	Digital Inputs = V _{INL}
			V _{OUT1} = V _{OUT2} = 0V, V _{REF} = ±10V
			Digital Inputs = V _{INH}
DYNAMIC PERFORMANCE			
Output Current			
Settling Time ⁴	150ns max	200ns max	To 0.2% FSR, Load = 100Ω
			Digital Inputs = V _{INH} to V _{INL} or
			V _{INL} to V _{INH}
			Digital Inputs = V _{INL}
			V _{REF} = 20V p-p, 200kHz sinewave
Feedthrough Error ⁴	±1/2LSB max	±1LSB max	
REFERENCE INPUT			
Input Resistance (pin 15)	5kΩ min, 20kΩ max		V _{OUT1} = V _{OUT2} = 0V
Temperature Coefficient		-500ppm/°C max	
ANALOG OUTPUTS ⁴			
Output Capacitance			
C _{OUT1} (pin 1)	100pF max	100pF max	Digital Inputs = V _{INH}
C _{OUT2} (pin 2)	30pF max	30pF max	
C _{OUT1} (pin 1)	30pF max	30pF max	Digital Inputs = V _{INL}
C _{OUT2} (pin 2)	100pF max	100pF max	
DIGITAL INPUTS			
Logic Thresholds			
V _{INH}	+14.5V min	+14.5V min	
V _{INL}	+0.5V max	+0.5V max	
Input Leakage Current			
I _{IN} (per input)	±1μA max	±1μA max	V _{IN} = 0V or +15V
Input Capacitance			
C _{IN} ⁴	4pF max	4pF max	
Input Coding	Unipolar Binary of Offset Binary (see next page)		
POWER REQUIREMENTS			
V _{DD} Range	+5V min, +16V max	+5V min, +16V max	Device Functionality. Accuracy is tested and guaranteed only at V _{DD} = +15V
I _{DD}	100μA max	100μA max	Digital Inputs = V _{INH} or V _{INL}

NOTES

¹ FSR is Full Scale Range.

² Using internal feedback resistor, Full Scale Range (FSR) is equal to (V_{REF} - 1LSB) in the unipolar circuit on the next page.

³ Max gain change from +25°C to T_{min} or T_{max} is ±0.3% FSR.

⁴ Guaranteed by design. Not subject to test.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS

(T_A = +25°C unless otherwise noted)

V _{DD} to GND	-0V, +17V
V _{REF} to GND	±25V
Digital Input Voltage (V _{IN}) to GND	-0.3V to V _{DD}
V _{OUT1} , V _{OUT2} (pin 1, pin 2) to GND	-0.3V to V _{DD}

Power Dissipation (package)

To +70°C	670mW
Derate Above +70°C by	.8.3mW/°C
Operating Temperature	0 to +70°C
Storage Temperature	-65°C to +150°C
Lead Temperature (Soldering, 10 seconds)	+300°C

CAUTION:

1. ESD sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subjected to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts.
2. Do not apply voltages lower than ground or higher the V_{DD} to any pin except V_{REF} (pin 15) and R_{FB} (pin 16).
3. The inputs of some IC amplifiers (especially wide bandwidth types) present a low impedance to V^- during power-up or power-down sequencing. To prevent the AD7523 OUT1 or OUT2 terminals from exceeding $-300mV$ (which causes catastrophic substrate current) a Schottky diode (HP5082-2811 or equivalent) is recommended. The diode should be connected between OUT1 (OUT2) and ground as shown in Figure 1 and 2. Protection diodes are not required when using TRI-FET amplifiers such as the AD542 or AD544.

BASIC OPERATION




Figure 1. Unipolar Binary Operation (2-Quadrant Multiplication)

DIGITAL INPUT ANALOG OUTPUT

MSB	LSB	
11111111		$-V_{REF} \left(\frac{255}{256} \right)$
10000001		$-V_{REF} \left(\frac{129}{256} \right)$
10000000		$-V_{REF} \left(\frac{128}{256} \right) = -\frac{V_{REF}}{2}$
01111111		$-V_{REF} \left(\frac{127}{256} \right)$
00000001		$-V_{REF} \left(\frac{1}{256} \right)$
00000000		$-V_{REF} \left(\frac{0}{256} \right) = 0$

Note: $1LSB = (2^{-8})(V_{REF}) = \left(\frac{1}{256} \right) (V_{REF})$

Table I. Unipolar Binary Code Table




Figure 2. Bipolar (4-Quadrant) Operation

DIGITAL INPUT ANALOG OUTPUT


MSB	LSB	
11111111		$-V_{REF} \left(\frac{127}{128} \right)$
10000001		$-V_{REF} \left(\frac{1}{128} \right)$
10000000		0
01111111		$+V_{REF} \left(\frac{1}{128} \right)$
00000001		$+V_{REF} \left(\frac{127}{128} \right)$
00000000		$+V_{REF} \left(\frac{128}{128} \right)$

Note: $1LSB = (2^{-7})(V_{REF}) = \left(\frac{1}{128} \right) (V_{REF})$

Table II. Bipolar (Offset Binary) Code Table

APPLICATIONS

DIVIDER (DIGITALLY CONTROLLED GAIN)



EQUATIONS

$$V_{OUT} = -\frac{V_{IN}}{D}$$

$$A_V = \frac{V_{OUT}}{V_{IN}} = -\frac{1}{D} \quad \text{where: } A_V = \text{Voltage Gain}$$

and where:


$$D = \frac{BIT\ 1}{2^1} + \frac{BIT\ 2}{2^2} + \frac{BIT\ 8}{2^8}$$

(BIT N = 1 or 0)

EXAMPLES

D = 00000000, $A_V = -A_{OL}$ (OP AMP)
D = 00000001, $A_V = -256$
D = 10000000, $A_V = -\frac{256}{128} = -2$
D = 11111111, $A_V = -\frac{256}{255}$

POWER GENERATION



CIRCUIT EQUATIONS

$$V_1 = -(V_{REF})(D)$$

$$V_2 = +(V_{REF})(D^2)$$

$$V_n = -(V_{REF})(D^n), n \text{ an odd integer}$$

$$V_n = +(V_{REF})(D^n), n \text{ an even integer}$$