

QUAD T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

MAY 2004 REV. 1.0.0

GENERAL DESCRIPTION

The XRT83SL34 is a fully integrated Quad (four channel) short-haul line interface unit for T1 (1.544Mbps) 100Ω , E1 (2.048Mbps) 75Ω or 120Ω , or J1 110Ω applications.

In T1 applications, the XRT83SL34 can generate five transmit pulse shapes to meet the short-haul Digital Cross-Connect (DSX-1) template requirements. It also provides programmable transmit pulse generators for each channel that can be used for output pulse shaping allowing performance improvement over a wide variety of conditions.

The XRT83SL34 provides both a parallel **Host** microprocessor interface as well as a **Hardware** mode for programming and control.

Both the B8ZS and HDB3 encoding and decoding functions are selectable as well as AMI. An on-chip crystal-less jitter attenuator with a 32 or 64 bit FIFO can be placed either in the receive or the transmit path with loop bandwidths of less than 3Hz. The


XRT83SL34 provides a variety of loop-back and diagnostic features as well as transmit driver short circuit detection and receive loss of signal monitoring. It supports internal impedance matching for $75\Omega,\,100\Omega,\,110\Omega$ and 120Ω for both transmitter and receiver. In the absence of the power supply, the transmit outputs and receive inputs are tri-stated allowing for redundancy applications. The chip includes an integrated programmable clock multiplier that can synthesize T1 or E1 master clocks from a variety of external clock sources.

APPLICATIONS

- T1 Digital Cross-Connects (DSX-1)
- ISDN Primary Rate Interface
- CSU/DSU E1/T1/J1 Interface
- T1/E1/J1 LAN/WAN Routers
- Public switching Systems and PBX Interfaces
- T1/E1/J1 Multiplexer and Channel Banks


Features (See Page 2)

FIGURE 1. BLOCK DIAGRAM OF THE XRT83SL34 T1/E1/J1 LIU (HOST MODE)



REV. 1.0.0

FIGURE 2. BLOCK DIAGRAM OF THE XRT83SL34 T1/E1/J1 LIU (HARDWARE MODE)



FEATURES

- Fully integrated eight channel short-haul transceivers for E1,T1 or J1 applications
- Programable Transmit Pulse Shaper for E1,T1 or J1 short-haul interfaces
- Five fixed transmit pulse settings for T1 short-haul applications plus a fully programmable waveform generator for transmit output pulse shaping for both T1 and E1 modes.
- Selectable receiver sensitivity from 0 to 36dB cable loss
- Receive monitor mode handles 0 to 29dB resistive attenuation along with 0 to 6dB of cable attenuation for E1 and 0 to 3dB of cable attenuation for T1 modes
- Supports 75Ω and 120Ω (E1), 100Ω (T1) and 110Ω (J1) applications
- Internal and/or external impedance matching for $75\Omega,\,100\Omega,\,110\Omega$ and 120Ω
- Tri-State transmit output and receive input capability for redundancy applications
- Provides High Impedance for Tx and Rx during power off
- Transmit return loss meets or exceeds ETSI 300-166 standard

- On-chip digital clock recovery circuit for high input jitter tolerance
- Crystal-less digital jitter attenuator with 32-bit or 64bit FIFO selectable either in transmit or receive path
- On-chip frequency multiplier generates T1 or E1
 Master clocks from variety of external clock sources
- High receiver interference immunity
- On-chip transmit short-circuit protection and limiting, and driver fail monitor output (DMO)
- Receive loss of signal (RLOS) output
- On-chip HDB3/B8ZS/AMI encoder/decoder functions
- QRSS pattern generator and detection for testing and monitoring
- Error and Bipolar Violation Insertion and Detection
- Receiver Line Attenuation Indication Output in 1dB steps
- Network Loop-Code Detection for automatic Loop-Back Activation/Deactivation
- Transmit All Ones (TAOS) and In-Band Network Loop Up and Down code generators
- Supports Local Analog, Remote, Digital and Dual Loop-Back Modes
- Meets or exceeds T1 and E1 short-haul network access specifications in ITU G.703, G.775, G.736

REV. 1.0.0

and G.823; TR-TSY-000499; ANSI T1.403 and T1.408; ETSI 300-166 and AT&T Pub 62411

- Supports both Hardware and Host (parallel Microprocessor) interface for programming
- · Programmable Interrupt

- · Low power dissipation
- Logic inputs accept either 3.3V or 5V levels
- Single 3.3V Supply Operation
- 128 pin TQFP package
- -40°C to +85°C Temperature Range

ORDERING INFORMATION

PART NUMBER	PACKAGE	OPERATING TEMPERATURE RANGE
XRT83SL34IV	128 Lead TQFP (14 x 20 x 1.4mm)	-40°C to +85°C

FIGURE 3. PIN OUT OF THE XRT83SL34






TABLE OF CONTENTS

GENERAL DESCRIPTION	1
Applications	
Figure 1. Block Diagram of the XRT83SL34 T1/E1/J1 LIU (Host Mode)	
Figure 2. Block Diagram of the XRT83SL34 T1/E1/J1 LIU (Hardware Mode)	2
FEATURES	
ORDERING INFORMATION	3
Figure 3. Pin Out of the XRT83SL34	3
TABLE OF CONTENTS	<i>1</i>
PIN DESCRIPTION BY FUNCTION	4
Receive Sections	
Transmitter Sections	
MICROPROCESSOR INTERFACE	
JITTER ATTENUATOR	
CLOCK SYNTHESIZER	12
ALARM FUNCTION//REDUNDANCY SUPPORT	
Power and ground	
FUNCTIONAL DESCRIPTION	18
Master Clock Generator	
Figure 4. Two Input Clock Source	
Figure 5. One Input Clock Source	
RECEIVER	19
RECEIVER INPUT	19
TABLE 1: MASTER CLOCK GENERATOR	
RECEIVE MONITOR MODE	
RECEIVER LOSS OF SIGNAL (RLOS)	20
Figure 6. Simplified Diagram of -15dB T1/E1 Short Haul Mode and RLOS Condition	20
RECEIVE HDB3/B8ZS DECODER	21
RECOVERED CLOCK (RCLK) SAMPLING EDGE	
Figure 7. Simplified Diagram of -29dB T1/E1 Gain Mode and RLOS Condition	
Figure 8. Receive Clock and Output Data Timing	
JITTER ATTENUATOR	
GAPPED CLOCK (JA MUST BE ENABLED IN THE TRANSMIT PATH)	
TABLE 2: MAXIMUM GAP WIDTH FOR MULTIPLEXER/MAPPER APPLICATIONS	
Arbitrary Pulse Generatorfor T1 and E1	
TRANSMITTER	
DIGITAL DATA FORMAT	
TRANSMIT CLOCK (TCLK) SAMPLING EDGE	
Figure 9. Arbitrary Pulse Segment Assignment	
TRANSMIT HDB3/B8ZS ENCODER	
Figure 10. Transmit Clock and Input Data Timing	
TABLE 3: EXAMPLES OF HDB3 ENCODING	
TABLE 4: EXAMPLES OF B8ZS ENCODING	
DRIVER FAILURE MONITOR (DMO)	
TRANSMIT PULSE SHAPER & LINE BUILD OUT (LBO) CIRCUIT	
TABLE 5: RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS	
TRANSMIT AND RECEIVE TERMINATIONS	
RECEIVER (CHANNELS 0 - 3)	26
Internal Receive Termination Mode	
TABLE 6: RECEIVE TERMINATION CONTROLFigure 11. Simplified Diagram for the Internal Receive and Transmit Termination Mode	
Table 7: Receive Terminations	∠0



QUAD T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

REV. 1.0.0	RE	v.	1.	0.0
------------	----	----	----	-----

Figure 12. Simplified Diagram for T1 in the External Termination Mode (RXTSEL= 0) TRANSMITTER (CHANNELS 0 - 3)	
Transmit Termination Mode	
External Transmit Termination Mode	
Figure 13. Simplified Diagram for E1 in External Termination Mode (RXTSEL= 0)	23
TABLE 8: TRANSMIT TERMINATION CONTROL	29
TABLE 9: TERMINATION SELECT CONTROL	
REDUNDANCY APPLICATIONS	
TABLE 10: TRANSMIT TERMINATION CONTROL	
TABLE 11: TRANSMIT TERMINATIONS	
TYPICAL REDUNDANCY SCHEMES	
Figure 14. Simplified Block Diagram of the Transmit Section for 1:1 & 1+1 Redundancy	
Figure 15. Simplified Block Diagram - Receive Section for 1:1 and 1+1 Redundancy	
Figure 16. Simplified Block Diagram - Transmit Section for N+1 Redundancy	
Figure 17. Simplified Block Diagram - Receive Section for N+1 Redundancy	
PATTERN TRANSMIT AND DETECT FUNCTION	
TRANSMIT ALL ONES (TAOS)	
NETWORK LOOP CODE DETECTION AND TRANSMISSION	
TABLE 12: PATTERN TRANSMISSION CONTROL	
TABLE 13: LOOP-CODE DETECTION CONTROL	
TRANSMIT AND DETECT QUASI-RANDOM SIGNAL SOURCE (TDQRSS)	
LOOP-BACK MODES	
TABLE 14: LOOP-BACK CONTROL IN HARDWARE MODE	
TABLE 15: LOOP-BACK CONTROL IN HARDWARE MODE	
Local Analog Loop-Back (ALOOP)	
REMOTE LOOP-BACK (RLOOP)	
Figure 18. Local Analog Loop-back signal flow	
Figure 19. Remote Loop-back mode with jitter attenuator selected in receive path	
DIGITAL LOOP-BACK (DLOOP)	
Figure 20. Remote Loop-back mode with jitter attenuator selected in Transmit path	
Figure 21. Digital Loop-back mode with jitter attenuator selected in Transmit path	
Dual Loop-Back	
Figure 22. Signal flow in Dual loop-back mode	
MICROPROCESSOR PARALLEL INTERFACE	
TABLE 16: MICROPROCESSOR INTERFACE SIGNAL DESCRIPTION	
MICROPROCESSOR REGISTER TABLES	
TABLE 17: MICROPROCESSOR REGISTER ADDRESS	
TABLE 17: MICROPROCESSOR REGISTER ADDRESS	
MICROPROCESSOR REGISTER DESCRIPTIONS	
TABLE 19: MICROPROCESSOR REGISTER #0, BIT DESCRIPTION	
Table 19: Microprocessor Register #1, Bit Description	
Table 21: Microprocessor Register #1, Bit Description	
TABLE 21: MICROPROCESSOR REGISTER #2, BIT DESCRIPTION	
TABLE 23: MICROPROCESSOR REGISTER #4, BIT DESCRIPTION	
TABLE 24: MICROPROCESSOR REGISTER #5, BIT DESCRIPTION	
TABLE 25: MICROPROCESSOR REGISTER #6, BIT DESCRIPTION	
TABLE 26: MICROPROCESSOR REGISTER #7, BIT DESCRIPTION	
TABLE 27: MICROPROCESSOR REGISTER #8, BIT DESCRIPTION	
Table 28: Microprocessor Register #9, Bit Description	
Table 29: Microprocessor Register #10, Bit Description	
TABLE 29: MICROPROCESSOR REGISTER #10, BIT DESCRIPTION	
TABLE 30: MICROPROCESSOR REGISTER #11, BIT DESCRIPTION	
TABLE 31: MICROPROCESSOR REGISTER #12, BIT DESCRIPTION	
TABLE 32: MICROPROCESSOR REGISTER #15, BIT DESCRIPTION	
	00

XRT83SL34 QUAD T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. 1.0.0

Table 34: Microprocessor Register #15, Bit Description	60
Table 35: Microprocessor Register #64, Bit Description	61
CLOCK SELECT REGISTER	62
Figure 23. Register 0x81h Sub Registers	
TABLE 36: MICROPROCESSOR REGISTER #65, BIT DESCRIPTION	
Table 37: Microprocessor Register #66, Bit Description	
ELECTRICAL CHARACTERISTICS	
TABLE 38: ABSOLUTE MAXIMUM RATINGS	
TABLE 39: DC DIGITAL INPUT AND OUTPUT ELECTRICAL CHARACTERISTICS	
TABLE 40: XRT83SL34 POWER CONSUMPTION	66
TABLE 41: E1 RECEIVER ELECTRICAL CHARACTERISTICS	67
TABLE 42: T1 RECEIVER ELECTRICAL CHARACTERISTICS	
TABLE 43: E1 TRANSMIT RETURN LOSS REQUIREMENT	68
Table 44: E1 Transmitter Electrical Characteristics	69
TABLE 45: T1 TRANSMITTER ELECTRICAL CHARACTERISTICS	69
Figure 24. ITU G.703 Pulse Template	
Table 46: Transmit Pulse Mask Specification	
Figure 25. DSX-1 Pulse Template (normalized amplitude)	
Table 47: DSX1 Interface Isolated pulse mask and corner points	
Table 48: AC Electrical Characteristics	
Figure 26. Transmit Clock and Input Data Timing	
MICROPROCESSOR INTERFACE I/O TIMING	
Intel Interface Timing - Asynchronous	
Figure 27. Receive Clock and Output Data Timing	
Figure 28. Intel Asynchronous Programmed I/O Interface Timing	
Table 49: Asynchronous Mode 1 - Intel 8051 and 80188 Interface Timing	
Motorola Asychronous Interface Timing	
Figure 29. Motorola 68K Asynchronous Programmed I/O Interface Timing	
TABLE 50: ASYNCHRONOUS - MOTOROLA 68K - INTERFACE TIMING SPECIFICATION	
Figure 30. Microprocessor Interface Timing - Reset Pulse Width	
ORDERING INFORMATION	
PACKAGE DIMENSIONS - 14x20 MM, 128 PIN PACKAGE	
Revisions	77



PIN DESCRIPTION BY FUNCTION

RECEIVE SECTIONS

SIGNAL NAME	Pin#	Түре	DESCRIPTION
RLOS_0	4	0	Receiver Loss of Signal for Channel _0
			This output signal goes 'High' for at least one RCLK_0 cycle to indicate loss
			of signal at the receive 0 input. RLOS will remain "High" for the entire dura-
			tion of the loss of signal detected by the receiver logic. See "Receiver Loss of Signal (RLOS)" on page 20.
			Receiver Loss of Signal for Channel _1
RLOS_1	28		Receiver Loss of Signal for Channel _1 Receiver Loss of Signal for Channel _2
RLOS_2	75		Receiver Loss of Signal for Channel _2 Receiver Loss of Signal for Channel _3
RLOS_3	99		Receiver Loss of Signal for Charmer_5
RCLK_0	5	0	Receiver Clock Output for Channel _0
RCLK_1	27		Receiver Clock Output for Channel _1
RCLK_2	76		Receiver Clock Output for Channel _2
RCLK_3	98		Receiver Clock Output for Channel _3
RNEG_0	6	0	Receiver Negative Data Output for Channel _0 - Dual-Rail mode
			This signal is the receiver negative-rail output data.
LCV_0			Line Code Violation Output for Channel _0 - Single-Rail mode
			This signal goes 'High' for one RCLK_0 cycle to indicate a code violation is
			detected in the received data of Channel _0. If AMI coding is selected, every
			bipolar violation received will cause this pin to go "High".
RNEG_1	26		Receiver Negative Data Output for Channel _1
LCV_1			Line Code Violation Output for Channel _1
RNEG_1	77		Receiver Negative Data Output for Channel _2
LCV_2			Line Code Violation Output for Channel _2
RNEG_1	97		Receiver Negative Data Output for Channel _3
LCV_3			Line Code Violation Output for Channel _3
RPOS_0	7	0	Receiver Positive Data Output for Channel _0 - Dual-Rail mode
			This signal is the receive positive-rail output data sent to the Framer.
			Receiver NRZ Data Output for Channel _0 - Single-Rail mode
RDATA_0			This signal is the receive output data.
			Receiver Positive Data Output for Channel _1
RPOS_1	25		Receiver NRZ Data Output for Channel _1
RDATA_1			Receiver Positive Data Output for Channel _2
RPOS_2	78		Receiver NRZ Data Output for Channel _2
RDATA_2			Receiver Positive Data Output for Channel _3
RPOS_3	96		Receiver NRZ Data Output for Channel _3
RDATA_3			
RTIP_0	9	I	Receiver Differential Tip Positive Input for Channel _0
			Positive differential receive input from the line.
RTIP_1	23		Receiver Differential Tip Positive Input for Channel _1
RTIP_2	80		Receiver Differential Tip Positive Input for Channel _2
RTIP_3	94		Receiver Differential Tip Positive Input for Channel _3



XRT83SL34 QUAD T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. 1.0.0

SIGNAL NAME	Pin#	TYPE			D	ESCRIPTION	
RRING_0	10	I				tive Input for Channel _0	
			ū		-	from the line.	
RRING_1	22		Receiver D	Differential	Ring Nega	tive Input for Channel _1	
RRING_2	81		Receiver D	Differential	Ring Nega	tive Input for Channel _2	
RRING_3	93		Receiver D	Differential	Ring Nega	tive Input for Channel _3	
RXMUTE	73	I		uting - Har			
			RNEG_n w	hen a LOS	condition o	e (force to ground) the outputs R occurs, to prevent data chattering ently muting is normally disabled.	. This pin
				ternally nuli	ed "Low" w	rith 50k Ω resistor.	
						eceive channels share the same	DVMITE
				ontrol function		cceive criamileis snaie the same i	KXIVIOTE
			Ready Out	put (Data 1	ransfer A	knowledge Output) - Host mo	de
RDY_DTACK	73	0	See "Ready page 8.	y Output (D	ata Transfe	r Acknowledge Output) - Host M	ode" on
			Receive Ex	xternal Res	istor Cont	rol Pins - Hardware mode	
RXRES0	108	ı	Receive Ex	xternal Res	istor Cont	rol Pin 0	
RXRES1	109		Receive External Resistor Control Pin 1				
			These pins are used to determine the value of the external Receive fixed resistor according to the following table:				
				RXRES1	RXRES0	Required Fixed External RX Resistor	
				0	0	No External Fixed Resistor	
				0	1	240Ω	
				1	0	210Ω	
				1	1	150Ω	
			Note: The	ese pins are	internally p	pulled "Low" with 50k Ω resistor.	
RCLKE	106	I	Receive Clock Edge - Hardware Mode Set this pin "High" to sample RPOS_N/RNEG_n on the falling edge of RCLK_n. With this pin tied "Low", output data are updated on the rising edge of RCLK_n.				
μPTS1			This pin ald type. See "	ong with µP Microproce	TS2 (pin 10 ssor Type S	but pin 1 - Host mode 97) is used to select the micropro Select Input Pins - Host Mode:" of "Low" with a 50 k Ω resistor.	



TRANSMITTER SECTIONS

SIGNAL NAME	Pin#	Түре	DESCRIPTION
TCLKE	107	I	Transmit Clock Edge - Hardware Mode
			With this pin set to a "High", transmit input data of all channels are sampled at the rising edge of TCLK_n. With this pin tied "Low", input data are sampled at the falling edge of TCLK_n.
μ PTS2			Microprocessor Type Select Input pin 2 - Host Mode
·			This pin along with μPTS1 (pin 106) selects the microprocessor type. See
			"Microprocessor Type Select Input Pins - Host Mode:" on page 9.
			Note: This pin is internally pulled "Low" with a $50k\Omega$ resistor.
TTIP_0	13	0	Transmitter Tip Output for Channel _0
			Positive differential transmit output to the line.
TTIP_1	19		Transmitter Tip Output for Channel _1
TTIP_2	84		Transmitter Tip Output for Channel _2
TTIP_3	90		Transmitter Tip Output for Channel _3
TRING_0	15	0	Transmitter Ring Output for Channel _0
			Negative differential transmit output to the line.
TRING_1	17		Transmitter Ring Output for Channel _1
TRING_2	86		Transmitter Ring Output for Channel _2
TRING_3	88		Transmitter Ring Output for Channel _3
TPOS_0	2	ı	Transmitter Positive Data Input for Channel _0 - Dual-rail mode
			This signal is the positive-rail input data for transmitter 0.
TDATA_0			Transmitter 0 Data Input - Single-Rail mode
			This pin is used as the NRZ input data for transmitter 0.
TPOS_1	127		Transmitter Positive Data Input for Channel _1
TDATA_1			Transmitter 1 Data Input
TPOS_2	104		Transmitter Positive Data Input for Channel _2
TDATA_2	404		Transmitter 2 Data Input
TPOS_3	101		Transmitter Positive Data Input for Channel _3
TDATA_3			Transmitter 3 Data Input
			Note: Internally pulled "Low" with a 50kΩ resistor for each channels.
TNEG_0	3	ı	Transmitter Negative NRZ Data Input for Channel _0
			Dual-Rail mode
			This signal is the negative-rail input data for transmitter 0.
			Single-Rail mode
00070			This pin can be left unconnected.
CODES_0			Coding Select for Channel _0 - Hardware mode and Single-Rail mode
			Connecting this pin "Low" enables HDB3 in E1 or B8ZS in T1 encoding and decoding for Channel _0. Connecting this pin "High" selects AMI data format.
			Transmitter Negative NRZ Data Input for Channel _1
TNEG_1	126		Coding Select for Channel _1
CODES_1	120		Transmitter Negative NRZ Data Input for Channel _2
TNEG 2	105		Coding Select for Channel _2
CODES_2			Transmitter Negative NRZ Data Input for Channel _3
TNEG_3	100		Coding Select for Channel _3
CODES_3			Note: Internally pulled "Low" with a $50k\Omega$ resistor for channel _n



XRT83SL34 QUAD T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. 1.0.0

SIGNAL NAME	Pin#	Түре	DESCRIPTION
TCLK_1	128	ı	Transmitter Clock Input for Channel _0 - Host mode and Hardware mode E1 rate at 2.048MHz ± 50ppm. T1 rate at 1.544MHz ± 32ppm. During normal operation TCLK_0 is used for sampling input data at TPOS_0/TDATA_0 and TNEG_0/CODES_0 while MCLK is used as the timing reference for the transmit pulse shaping circuit. Transmitter Clock Input for Channel _1 Transmitter Clock Input for Channel _2 Transmitter Clock Input for Channel _3
TCLK_2 TCLK_3	103 102		NOTE: Internally pulled "Low" with a $50k\Omega$ resistor for all channels.
TAOS_0	69	I	Transmit All Ones for Channel _0 - Hardware mode Setting this pin "High" enables the transmission of an "All Ones" Pattern from Channel _0. A "Low" level stops the transmission of the "All Ones" Pattern.
TAOS_1	70		Transmit All Ones for Channel _1
TAOS_2	71		Transmit All Ones for Channel _2
TAOS_3	72		Transmit All Ones for Channel _3
WR_R/W	69		Host mode: these pins act as various microprocessor functions. See "Micro-
RD_DS	70		processor Interface" on page 8.
ALE_AS	71		Note: These pins are internally pulled "Low" with a $50k\Omega$ resistor.
cs	72		
TXON_0	122	-	Transmitter Turn On for Channel _0 Hardware mode
			Setting this pin "High" turns on the Transmit Section of Channel _0 and has no control of the Channel_0 receiver. When TXON_0 = "0" then TTIP_0 and TRING_0 driver outputs will be tri-stated.
			Note: In Hardware mode only, all receiver channels will be turned on upon power-up and there is no provision to power them off. The receive channels can only be independently powered on or off in Host mode.
			In Host mode
			The TXON_n bits in the channel control registers turn each channel Transmit section ON or OFF. However, control of the transmit on/off function can be transferred to the Hardware pins by setting the TXONCTL bit (bit 6) to "1" in the register at address hex 0x42.
TXON_1	123		Transmitter Turn On for Channel _1
TXON_2	124		Transmitter Turn On for Channel _2
TXON_3	125		Transmitter Turn On for Channel _3
			Note: Internally pulled "Low" with a $50k\Omega$ resistor for all channels.

MICROPROCESSOR INTERFACE

SIGNAL NAME	Pin#	Түре	DESCRIPTION
HW_HOST	68	I	Mode Control Input This pin selects Hardware or Host mode. Leave this pin unconnected or tie "High" to select Hardware mode. For Host mode, this pin must be tied "Low". Note: Internally pulled "High" with a $50k\Omega$ resistor.
WR_R/W	69	I	Write Input (Read/Write) - Host mode Intel bus timing: A "Low" pulse on WR selects a write operation when CS pin is "Low". Motorola bus timing: A "High" pulse on R/W selects a read operation and a "Low" pulse on R/W selects a write operation when CS is "Low".
TAOS_0	69		Transmit All "Ones" Channel_0 - Hardware Mode See "Transmit All Ones for Channel _0 - Hardware mode" on page 7. Note: Internally pulled "Low" with a 50kΩ resistor.
RD_DS	70	I	Read Input (Data Strobe) - Host Mode Intel bus timing: A "Low" pulse on RD selects a read operation when the CS pin is "Low". Motorola bus timing: A "Low" pulse on DS indicates a read or write operation when the CS pin is "Low".
TAOS_1	70		Transmit All "Ones" Channel_1 - Hardware Mode See "Transmit All Ones for Channel _0 - Hardware mode" on page 7. Note: Internally pulled "Low" with a 50kΩ resistor.
ALE_AS	71	I	Address Latch Input (Address Strobe) - Host Mode Intel bus timing: The address inputs are latched into the internal register on the falling edge of ALE. Motorola bus timing: The address inputs are latched into the internal register on the falling edge of AS.
TAOS_2	71		Transmit All "Ones" Channel_2 - Hardware Mode See "Transmit All Ones for Channel _0 - Hardware mode" on page 7. Note: Internally pulled "Low" with a 50kΩ resistor.
CS	72	I	Chip Select Input - Host Mode This signal must be "Low" in order to access the parallel port.
TAOS_3	72		Transmit All "Ones" Channel_3 - Hardware Mode See "Transmit All Ones for Channel_0 - Hardware mode" on page 7. Note: Internally pulled "Low" with a 50kΩ resistor.
RDY_DTACK	73	0	Ready Output (Data Transfer Acknowledge Output) - Host Mode Intel bus timing: RDY is asserted "High" to indicate the device has completed a read or write operation. Motorola bus timing: DTACK is asserted "Low" to indicate the device has completed a read or write cycle.
RXMUTE	73	I	Receive Muting - Hardware mode See "Receive Muting - Hardware mode" on page 5. Note: Internally pulled "Low" with a 50kΩ resistor.



SIGNAL NAME	Pin#	Түре				DESCRIPTION
μPTS1 μPTS2	106 107	I	Microp	processor Ty processor Ty processor Ty	pe Select In	
				μ PTS2	μPTS1	μР Туре
				0	0	68HC11, 8051, 80C188 (async.)
			•	0	1	Motorola 68K (async.)
				1	0	Intel x86 (sync.)
				1	1	Motorola 860 (sync.)
RCLKE	106					ardware mode dware Mode" on page 5.
TCLKE	107		Transr See "T	mit Clock Ed ransmit Clock	ge select - H c Edge - Hard	Hardware mode dware Mode" on page 6. pulled "Low" with a 50kΩ resistor.
			Microp	processor Re	ead/Write Da	ata Bus Pins - Host Mode
D[7]	42	I/O	Data B	Bus[7]		
D[6]	43		Data B	Bus[6]		
D[5]	44		Data B	Bus[5]		
D[4]	45		Data B	Bus[4]		
D[3]	46		Data B			
D[2]/	47		Data B	Bus[2]		
D[1]/	48		Data B			
D[0]/	49		Data B			
LOOP1_0	42		_		-	:0]_Channel_n - Hardware Mode
LOOP0_0	43					Back mode is selected per channel. See
LOOP1_1	44					vare Mode:" on page 14.
LOOP0_1	45		NOTE:	Internally pu	lled "Low" wi	ith a 50k Ω resistor.
LOOP1_2	46					
LOOP0_2	47					
LOOP1_3	48					
LOOP0_3	49					
μ PCLK	50	I	Microp	processor CI	ock Input - I	Host Mode
			Input c is 54 M	•	nronous micr	oprocessor operation. Maximum clock rate
			NOTE:		ternally pulle nen no clock	ed "Low" for asynchronous microprocessor is present.
ATAOS			Autom	atic Transm	it "All Ones	" - Hardware mode
						tic Transmit "All Ones". See "Automatic rdware Mode" on page 13.





QUAD T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

REV. 1.0.0

SIGNAL NAME	Pin#	Түре	DESCRIPTION
			Microprocessor Address Pins - Host mode:
A[6]	57	I	Microprocessor Interface Address Bus[6]
A[5]	58		Microprocessor Interface Address Bus[5]
A[4]	59		Microprocessor Interface Address Bus[4]
A[3]	60		Microprocessor Interface Address Bus[3]
A[2]	61		Microprocessor Interface Address Bus[2]
A[1]	62		Microprocessor Interface Address Bus[1]
A[0]	63		Microprocessor Interface Address Bus[0]
			Jitter Attenuator Select Pins - Hardware Mode
JASEL1	57		Jitter Attenuator select pin 1
JASEL0	58		Jitter Attenuatore select pin 0
			See "Jitter Attenuator" on page 11.
			Equalizer Control Pins - Hardware Mode
EQC4	59		Equalizer Control Input pin 4
EQC3	60		Equalizer Control Input pin 3
EQC2	61		Equalizer Control Input pin 2
EQC1	62		Equalizer Control Input pin 1
EQC0	63		Equalizer Control Input pin 0
			Pins EQC[4:0] select the Receive Equalizer and Transmitter Line Build Out. See "Alarm Function//Redundancy Support" on page 13.
			Note: Internally pulled "Low" with a $50 k\Omega$ resistor.
INT	119	I	Interrupt Output - Host Mode
			This pin goes "Low" to indicate an alarm condition has occurred within the device. Interrupt generation can be globally disabled by setting the GIE bit to "0" in the command control register.
TRATIO	119		Transmitter Transformer Ratio Select - Hardware mode
			The function of this pin is to select the transmitter transformer ratio. See "Alarm Function//Redundancy Support" on page 13.
			Note: This pin is an open drain output and requires an external $10k\Omega$ pull-up resistor.



JITTER ATTENUATOR

SIGNAL NAME	Pin#	TYPE		DESCRIPTION				
JASEL0 JASEL1	58 57	ı	Jitter Attenuator Select Pins - Hardware Mode Jitter Attenuator select pin 0 Jitter Attenuator select pin 1 JASEL[1:0] pins are used to place the jitter attenuator in the transmit path, the receive path or to disable it.					
			JASEL	1 JASEL0	JA Path	JA E	3W Hz	FIFO Size
			JAOLL	I JAOLLO	JA I atii	T1	E1	11100126
			0	0	Disabled			
			0	1	Transmit	3	10	32/32
			1	0	Receive	3	10	32/32
			1 1 Receive 3 1.5 64/64					
A[6] A[5]	57 58		Microproces See "Micropro	cessor Addre	ess Pins - Hos	st mode:"	on page	10.



CLOCK SYNTHESIZER

SIGNAL NAME	PIN#	Түре				DESCRIPT	TION		
MCLKE1	32	ı	E1 Master Clock Input A 2.048MHz clock for with an accuracy of better than ±50ppm and a duty cycle of 40% to 60% can be provided at this pin. In systems that have only one master clock source available (E1 or T1), that clock should be connected to both MCLKE1 and MCLKT1 inputs for proper operation. Notes: 1. All channels of the XRT83SL34 must be operated at the same clock rate, either T1, E1 or J1. 2. Internally pulled "Low" with a 50kΩ resistor.						
CLKSEL0 CLKSEL1 CLKSEL2	37 38 39	ı	Clock Select inputs for Master Clock Synthesizer - Hardware mode CLKSEL[2:0] are input signals to a programmable frequency synthesizer the can be used to generate a master clock from an accurate external clock source according to the following table. The MCLKRATE control signal is generated from the state of EQC[4:0] inputs. See Table 4 for description of Transmit Equalizer Control bits. Host Mode: The state of these pins are ignored and the master frequency PLL is controlled by the corresponding interface bits. See Table 35, registe address 1000001.					nthesizer that nal clock QC[4:0] I bits. r frequency	
			MCLKE1 (kHz)	MCLKT1 (kHz) 2048	CLKSEL2	CLKSEL1	CLKSEL0	MCLKRATE 0	CLKOUT (KHz) 2048
						_		-	
			2048	2048	0	0	0	1	1544
			2048	1544	0	0	0	0	2048
			1544	1544	0	0	1	1	1544
			1544	1544	0	0	1	0	2048
			2048	1544	0	0	1	1	1544
			8	Х	0	1	0	0	2048
			8	Х	0	1	0	1	1544
			16	Х	0	1	1	0	2048
			16	Х	0	1	1	1	1544
			56	Х	1	0	0	0	2048
			56	Х	1	0	0	1	1544
			64	Х	1	0	1	0	2048
			64	Х	1	0	1	1	1544
			128	Х	1	1	0	0	2048
			128	Х	1	1	0	1	1544
			256	Х	1	1	1	0	2048
			256	Х	1	1	1	1	1544
			NOTE: Th	ese pins a	re internali	ly pulled "L	ow" with a	a 50kΩ resis	tor.

SIGNAL NAME	Pin#	Түре	DESCRIPTION		
MCLKT1	33	I	 T1 Master Clock Input This signal is an independent 1.544MHz clock for T1 systems with required accuracy of better than ±50ppm and duty cycle of 40% to 60%. MCLKT1 input is used in the T1 mode. Notes: All channels of the XRT83SL34 must be operated at the same clock rate, either T1, E1 or J1. See pin 32 description for further explanation for the usage of this pin. Internally pulled "Low" with a 50kΩ resistor. 		
MCLKOUT	36	0	Synthesized Master Clock Output This signal is the output of the Master Clock Synthesizer PLL which is at T1 or E1 rate based upon the mode of operation.		

ALARM FUNCTION//REDUNDANCY SUPPORT

Signal Name	PIN#	Түре	DESCRIPTION
GAUGE	87	I	Twisted Pair Cable Wire Gauge Select - Hardware mode Connect this pin "High" to select 26 Gauge wire. Connect this pin "Low" to select 22 and 24 gauge wire for all channels. Note: Internally pulled "Low" with a 50kΩ resistor.
DMO_0	64	0	Driver Failure Monitor Channel _0 This pin transitions "High" if a short circuit condition is detected in the transmit driver of Channel _0, or no transmit output pulse is detected for more than 128 TCLK_0 cycles.
DMO_1	65		Driver Failure Monitor Channel _1
DMO_2	66		Driver Failure Monitor Channel _2
DMO_3	67		Driver Failure Monitor Channel _3
ATAOS	50	ı	Automatic Transmit "All Ones" Pattern - Hardware Mode
			A "High" level on this pin enables the automatic transmission of an "All Ones" AMI pattern from the transmitter of any channel that the receiver of that channel has detected an LOS condition. A "Low" level on this pin disables this function.
			Note: All channels share the same ATAOS input control function.
μ PCLK			Microprocessor Clock Input - Host Mode See "Microprocessor Clock Input - Host Mode" on page 9. Note: This pin is internally pulled "Low" for asynchronous microprocessor interface when no clock is present.

QUAD T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

REV. 1.0.0

SIGNAL NAME	Pin#	Түре			DESCRIPTION		
TRATIO INT	119	0	Transmitter Transformer Ratio Select - Hardware Mode In external termination mode (TXSEL = 0), setting this pin "High" selects a transformer ratio of 1:2 for the transmitter. A "Low" on this pin sets the transmitter transformer ratio to 1:2.45. In the internal termination mode the transmitter transformer ratio is permanently set to 1:2 and the state of this pin is ignored. Interrupt Output - Host Mode This pin is asserted "Low" to indicate an alarm condition. See "Microprocessor Interface" on page 8. Note: This pin is an open drain output and requires an external $10k\Omega$ pullup resistor.				
RESET	121	I	When this pin is state. Pulling RESET test mode. This	Hardware Reset (Active "Low") When this pin is tied "Low" for more than 10 μ s, the device is put in the reset state. Pulling RESET and ICT pins "Low" simultaneously will put the chip in factory test mode. This condition should not be permitted during normal operation. Note: Internally pulled "High" with a 50 $k\Omega$ resistor.			
SR/DR	16	I	Single-Rail/Dual-Rail Data Format Connect this pin "Low" to select transmit and receive data format in Dual-rail mode. In this mode, HDB3 or B8ZS encoder and decoder are not available. Connect this pin "High" to select single-rail data format. Note: Internally pulled "Low" with a 50kΩ resistor.				
LOOP1_0 LOOP0_0 LOOP1_1 LOOP0_1 LOOP1_2 LOOP0_2 LOOP1_3 LOOP0_3	42 43 44 45 46 47 48 49	I/O	Loop-Back Control Pins - Hardware Mode: Loop-back control pin 1 - Channel _0 Loop-back control pin 0 - Channel _1 Loop-back control pin 0 - Channel _1 Loop-back control pin 1 - Channel _2 Loop-back control pin 0 - Channel _2 Loop-back control pin 1 - Channel _3 Loop-back control pin 0 - Channel _3				
			LOOP1_n	LOOP0_n	MODE		
			0	0	Normal Mode No Loop-back Channel_n		
			0	1	Local Loop-Back Channel_n		
			1	0	Remote Loop-Back Channel_n		
			1	1	Digital Loop-Back Channel_n		
D[7] D[6] D[5] D[4] D[3] D[2] D[1] D[0]	42 43 44 45 46 47 48 49		These pins are Write Data Bus	microprocesso Pins - Host M	oits [7:0] - Host Mode or data bus pins. See "Microprocessor Read/ ode" on page 9. ally pulled "Low" with a 50kΩ resistor.		



SIGNAL NAME	Pin#	Түре	DESCRIPTION			
EQC4	59	I	Equalizer Control Input 4 - Hardware Mode			
			This pin together with EQC[3:0] are used for controlling the transmit pulse shaping, transmit line build-out (LBO), receive monitoring and also to select T1, E1 or J1 Modes of operation. See Table 4 for description of Transmit Equalizer Control bits.			
EQC3	60		Equalizer Control Input 3			
EQC2	61		Equalizer Control Input 2			
EQC1	62		Equalizer Control Input 1			
EQC0	63		Equalizer Control Input 0			
			NOTES:			
			 In Hardware mode all transmit channels share the same pulse setting controls function. 			
A[4] A[3]	59 60		 All channels of an XRT83SL34 must operate at the same clock rate, either the T1, E1 or J1 modes. 			
A[3] A[2]	61		Microprocessor Address bits [4:0] - Host Mode			
A[1]	62		See "Microprocessor Address Pins - Host mode:" on page 10.			
A[0]	63		Note: Internally pulled "Low" with a $50k\Omega$ resistor for all channels.			
RXTSEL	110	ı	Receiver Termination Select			
			In Hardware mode, when this pin is "Low" the receive line termination is determined only by the external resistor. When "High", the receive termination is realized by internal resistors or the combination of internal and external resistors. These conditions are described in the table below. *Note: In Hardware mode all channels share the same RXTSEL control function.			
			RXTSEL RX Termination			
			0 External			
			1 Internal			
			In Host mode , the RXTSEL_n bits in the channel control registers determines if the receiver termination is external or internal. However the function of RXTSEL can be transferred to the Hardware pin by setting the TERCNTL bit (bit 4) to "1" in the register 66 address hex $0x42$. Note: Internally pulled "Low" with a $50k\Omega$ resistor.			
TXTSEL	111	ı	Transmit Termination Select - Hardware Mode			
			When this pin is "Low" the transmit line termination is determined only by an external resistor. When "High", the transmit termination is realized only by the internal resistor.			
			TXTSEL TX Termination			
			0 External			
			1 Internal			
			NOTES:			
			1. This pin is internally pulled "Low" with a 50k Ω resistor.			
			In Hardware Mode all channels share the same TXTSEL control function.			

QUAD T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

REV. 1.0.0

SIGNAL NAME	Pin#	Түре			DESCRIPTION	N	
TERSEL0 TERSEL1	113 112	I	Termination Impedance Select pin 0 Termination Impedance Select pin 1 In the Hardware mode and in the internal termination mode (TXTSEL="1" and RXTSEL="1"), TERSEL[1:0] control the transmit and receive termination impedance according to the following table.				
				TERSEL1	TERSEL0	Termination	
				0	0	100Ω	
				0	1	110Ω	
				1	0	75Ω	
				1	1	120Ω	
			2. In Hardv function.	etely by interremal resistor rmination memitter and recent transformer. is internally payage Mare Mode a	nal resistors of (see descript ode the transficeiver respect). Dulled "Low" will channels shape of the channe	r by the combination of RXRES[1] former ratio of 1	ation of internal:0] pins). :2 and 1:1 is ansmitter output
ICT	120	I	In-Circuit Testing (active "Low"): When this pin is tied "Low", all output pins are forced to a "High" impedance state for in-circuit testing. Pulling RESET and ICT pins "Low" simultaneously will put the chip in factory test mode. This condition should not be permitted during normal operation. Note: Internally pulled "High" with a 50kΩ resistor.				



POWER AND GROUND

Signal Name	Pin#	Түре	DESCRIPTION	
TGND_0	12	****	Transmitter Analog Ground for Channel _0	
TGND_1	20		Transmitter Analog Ground for Channel _1	
TGND_2	83		Transmitter Analog Ground for Channel _2	
TGND_3	91		Transmitter Analog Ground for Channel _3	
TVDD_0	14	****	Transmitter Analog Positive Supply (3.3V ± 5%) for Channel _0	
TVDD_1	18		Transmitter Analog Positive Supply (3.3V ± 5%) for Channel _1	
TVDD_2	85		Transmitter Analog Positive Supply (3.3V ± 5%) for Channel _2	
TVDD_3	89		Transmitter Analog Positive Supply (3.3V ± 5%) for Channel _3	
RVDD_0	8	****	Receiver Analog Positive Supply (3.3V± 5%) for Channel _0	
RVDD_1	24		Receiver Analog Positive Supply (3.3V± 5%) for Channel _1	
RVDD_2	79		Receiver Analog Positive Supply (3.3V± 5%) for Channel _2	
RVDD_3	95		Receiver Analog Positive Supply (3.3V± 5%) for Channel _3	
RGND_0	11	****	Receiver Analog Ground for Channel _0	
RGND_1	21		Receiver Analog Ground for Channel _1	
RGND_2	82		Receiver Analog Ground for Channel _2	
RGND_3	92		Receiver Analog Ground for Channel _3	
VDDPLL_1	30	****	Analog Positive Supply for Master Clock Synthesizer PLL (3.3V± 5%)	
VDDPLL_2	31		Analog Positive Supply for Master Clock Synthesizer PLL (3.3V± 5%)	
AVDD	40		Analog Positive Supply (3.3V± 5%)	
GNDPLL_1	34	****	Analog Ground for Master Clock Synthesizer PLL	
GNDPLL_2	35		Analog Ground for Master Clock Synthesizer PLL	
AGND	41		Analog Ground	
DVDD	29	****	Digital Positive Supply (3.3V± 5%)	
DVDD	51		Digital Positive Supply (3.3V± 5%)	
DVDD	52		Digital Positive Supply (3.3V± 5%)	
DVDD	53		Digital Positive Supply (3.3V± 5%)	
DVDD	115		Digital Positive Supply (3.3V± 5%)	
DVDD	116		Digital Positive Supply (3.3V± 5%)	
DGND	54	****	Digital Ground	
DGND	55		Digital Ground	
DGND	56		Digital Ground	
DGND	74		Digital Ground	
GND	114		Ground	
DGND	117		Digital Ground	
DGND	118		Digital Ground	

FUNCTIONAL DESCRIPTION

The XRT83SL34 is a fully integrated four chnnel short-haul transceiver intended for T1, J1 or E1 systems. Simplified block diagrams of the device are shown in Figure 1, **Host** mode and Figure 2, **Hardware** mode.

In T1 applications, the XRT83SL34 can generate five transmit pulse shapes to meet the short-haul Digital Cross-connect (DSX-1) template requirement. The operation and configuration of the XRT83SL34 can be controlled through a parallel microprocessor **Host** interface or **Hardware** control.

MASTER CLOCK GENERATOR

Using a variety of external clock sources, the on-chip frequency synthesizer generates the T1 (1.544MHz) or E1 (2.048MHz) master clocks necessary for the transmit pulse shaping and receive clock recovery circuit.

There are two master clock inputs MCLKE1 and MCLKT1. In systems where both T1 and E1 master clocks are available these clocks can be connected to the respective pins. All channels of a given XRT83SL34 must be operated at the same clock rate, either T1, E1 or J1 modes.

In systems that have only one master clock source available (E1 or T1), that clock should be connected to both MCLKE1 and MCLKT1 inputs for proper operation. T1 or E1 master clocks can be generated from 8kHz, 16kHz, 56kHz, 64kHz, 128kHz and 256kHz external clocks under the control of CLKSEL[2:0] inputs according to Table 1.

Note: EQC[4:0] determine the T1/E1 operating mode. See **Table 5** for details.

Two Input Clock Sources

2.048MHz
+/-50ppm

MCLKE1

1.544MHz
or
2.048MHz
+/-50ppm

FIGURE 4. TWO INPUT CLOCK SOURCE

FIGURE 5. ONE INPUT CLOCK SOURCE






TABLE 1: MASTER CLOCK GENERATOR

MCLKE1 ĸHz	MCLKT1 KHz	CLKSEL2	CLKSEL1	CLKSEL0	MCLKRATE	MASTER CLOCK KHZ
2048	2048	0	0	0	0	2048
2048	2048	0	0	0	1	1544
2048	1544	0	0	0	0	2048
1544	1544	0	0	1	1	1544
1544	1544	0	0	1	0	2048
2048	1544	0	0	1	1	1544
8	Х	0	1	0	0	2048
8	Х	0	1	0	1	1544
16	Х	0	1	1	0	2048
16	х	0	1	1	1	1544
56	х	1	0	0	0	2048
56	х	1	0	0	1	1544
64	х	1	0	1	0	2048
64	х	1	0	1	1	1544
128	Х	1	1	0	0	2048
128	х	1	1	0	1	1544
256	х	1	1	1	0	2048
256	х	1	1	1	1	1544

In **Host** mode the programming is achieved through the corresponding interface control bits, the state of the CLKSEL[2:0] control bits and the state of the MCLKRATE interface control bit.

RECEIVER

In **Hardware** mode all receive channels are turned on upon power-up and there is no provision supplied to power them off. In **Host** mode, each receiver channel can be individually powered on or off with its respective channel RXON_n bit. See "Microprocessor Register #0, Bit Description" on page 45.

RECEIVER INPUT

At the receiver input, a cable attenuated AMI signal can be coupled to the receiver through a capacitor or a 1:1 transformer. The input signal is first applied to a selective equalizer for signal conditioning. The maximum equalizer gain is up to 36 dB for both T1 and E1 modes. The equalized signal is subsequently applied to a peak detector which in turn controls the equalizer settings and the data slicer. The slicer threshold for both E1 and T1 is typically set at 50% of the peak amplitude at the equalizer output. After the slicers, the digital representation of the AMI signals are applied to the clock and data recovery circuit. The recovered data subsequently goes through the jitter attenuator and decoder (if selected) for HDB3 or B8ZS decoding before being applied to the RPOS_n/RDATA_n and RNEG_n/LCV_n pins. Clock recovery is accomplished by a digital phase-locked loop (DPLL) which does not require any external components and can tolerate high levels of input jitter that meets or exceeds the ITU-G.823 and TR-TSY000499 standards.

RECEIVE MONITOR MODE

In applications where Monitor mode is desired, the equalizer can be configured in a gain mode which handles input signals attenuated resistively up to 29dB, along with 0 to 6dB cable attenuation for both T1 and E1 applications, refer to Table 5 for details. This feature is available in both Hardware and Host modes.

RECEIVER LOSS OF SIGNAL (RLOS)

For compatibility with ITU G.775 requirements, the RLOS monitoring function is implemented using both analog and digital detection schemes. If the analog RLOS condition occurs, a digital detector is activated to count for 32 consecutive zeros in E1 (4096 bits in Extended Los mode, EXLOS = "1") or 175 consecutive zeros in T1 before RLOS is asserted. RLOS is cleared when the input signal rises +3dB (built in hysteresis) above the point at which it was declared and meets 12.5% ones density of 4 ones in a 32 bit window, with no more than 16 consecutive zeros for E1. In T1 mode, RLOS is cleared when the input signal rises +3dB (built in hysteresis) above the point at which it was declared and contains 16 ones in a 128 bit window with no more than 100 consecutive zeros in the data stream. When loss of signal occurs, RLOS register indication and register status will change. If the RLOS register enable is set high (enabled), the alarm will trigger an interrupt causing the interrupt pin (INT) to go low. Once the alarm status register has been read, it will automatically reset upon read (RUR), and the INT pin will return high.

Analog RLOS


Setting the Receiver Inputs to -15dB T1/E1 Short Haul Mode

By setting the receiver inputs to -15dB T1/E1 short haul mode, the equalizer will detect the incoming amplitude and make adjustments by adding gain up to a maximum of +15dB normalizing the T1/E1 input signal.

Note: This is the only setting that refers to cable loss (frequency), not flat loss (resistive).

Once the T1/E1 input signal has been normalized to 0dB by adding the maximum gain (+15dB), the receiver will declare RLOS if the signal is attenuated by an additional -9dB. The total cable loss at RLOS declaration is typically -24dB (-15dB + -9dB). A 3dB hysteresis was designed so that transients will not trigger the RLOS to clear. Therefore, the RLOS will typically clear at a total cable attenuation of -21dB. See Figure 6 for a simplified diagram.

FIGURE 6. SIMPLIFIED DIAGRAM OF -15dB T1/E1 SHORT HAUL MODE AND RLOS CONDITION



Setting the Receiver Inputs to -29dB T1/E1 Gain Mode

By setting the receiver inputs to -29dB T1/E1 gain mode, the equalizer will detect the incoming amplitude and make adjustments by adding gain up to a maximum of +29dB normalizing the T1/E1 input signal.


Note: This is the only setting that refers to flat loss (resistive). All other modes refer to cable loss (frequency).

Once the T1/E1 input signal has been normalized to 0dB by adding the maximum gain (+29dB), the receiver will declare RLOS if the signal is attenuated by an additional -9dB. The total cable loss at RLOS declaration is

X EXAR

typically -38dB (-29dB + -9dB). A 3dB hysteresis was designed so that transients will not trigger the RLOS to clear. Therefore, the RLOS will typically clear at a total flat loss of -35dB. See Figure 7 for a simplified diagram.

FIGURE 7. SIMPLIFIED DIAGRAM OF -29dB T1/E1 GAIN MODE AND RLOS CONDITION




RECEIVE HDB3/B8ZS DECODER

The Decoder function is available in both **Hardware** and **Host** modes on a per channel basis by controlling the TNEG_n/CODES_n pin or the CODES_n interface bit. The decoder function is only active in single-rail Mode. When selected, receive data in this mode will be decoded according to HDB3 rules for E1 and B8ZS for T1 systems. Bipolar violations that do not conform to the coding scheme will be reported as Line Code Violation at the RNEG_n/LCV_n pin of each channel. The length of the LCV pulse is one RCLK cycle for each code violation. In E1mode only, an excessive number of zeros in the receive data stream is also reported as an error at the same output pin. If AMI decoding is selected in single rail mode, every bipolar violation in the receive data stream will be reported as an error at the RNEG_n/LCV_n pin.

RECOVERED CLOCK (RCLK) SAMPLING EDGE

This feature is available in both **Hardware** and **Host** modes on a global basis. In **Host** mode, the sampling edge of RCLK output can be changed through the interface control bit RCLKE. If a "1" is written in the RCLKE interface bit, receive data output at RPOS_n/RDATA_n and RNEG_n/LCV_n are updated on the falling edge of RCLK for all eight channels. Writing a "0" to the RCLKE register, updates the receive data on the rising edge of RCLK. In **Hardware** mode the same feature is available under the control of the RCLKE pin.

FIGURE 8. RECEIVE CLOCK AND OUTPUT DATA TIMING



JITTER ATTENUATOR

To reduce phase and frequency jitter in the recovered clock, the jitter attenuator can be placed in the receive signal path. The jitter attenuator uses a data FIFO (First In First Out) with a programmable depth that can vary between 2x32 and 2x64. The jitter attenuator can also be placed in the transmit signal path or disabled altogether depending upon system requirements. The jitter attenuator, other than using the master clock as reference, requires no external components. With the jitter attenuator selected, the typical throughput delay from input to output is 16 bits for 32 bit FIFO size or 32 bits for 64 bit FIFO size. When the read and write pointers of the FIFO in the jitter attenuator are within two bits of over-flowing or under-flowing, the bandwidth of the jitter attenuator is widened to track the short term input jitter, thereby avoiding data corruption. When this situation occurs, the jitter attenuator will not attenuate input jitter until the read/write pointer's position is outside the two bits window. Under normal condition, the jitter transfer characteristic meets the narrow bandwidth requirement as specified in ITU- G.736, ITU- I.431 and AT&T Pub 62411 standards.

In T1 mode the Jitter Attenuator Bandwidth is always set to 3Hz. In E1 mode, the bandwidth can be reduced through the JABW control signal. When JABW is set "High" the bandwidth of the jitter attenuator is reduced from 10Hz to 1.5Hz. Under this condition the FIFO length is automatically set to 64 bits and the 32 bits FIFO length will not be available in this mode. Jitter attenuator controls are available on a per channel basis in the **Host** mode and on a global basis in the **Hardware** mode.

GAPPED CLOCK (JA MUST BE ENABLED IN THE TRANSMIT PATH)

The XRT83SL34 LIU is ideal for multiplexer or mapper applications where the network data crosses multiple timing domains. As the higher data rates are de-multiplexed down to T1 or E1 data, stuffing bits are removed which can leave gaps in the incoming data stream. If the jitter attenuator is enabled in the transmit path, the 32-Bit or 64-Bit FIFO is used to smooth the gapped clock into a steady T1 or E1 output. The maximum gap width of the 8-Channel LIU is shown in Table 2.

TABLE 2: MAXIMUM GAP WIDTH FOR MULTIPLEXER/MAPPER APPLICATIONS

FIFO DEPTH	MAXIMUM GAP WIDTH
32-Bit	20 UI
64-Bit	50 UI

Note: If the LIU is used in a loop timing system, the jitter attenuator should be enabled in the receive path.



ARBITRARY PULSE GENERATORFOR T1 AND E1

The arbitrary pulse generator divides the pulse into eight individual segments. Each segment is set by a 7-Bit binary word by programming the appropriate channel register. This allows the system designer to set the overshoot, amplitude, and undershoot for a unique line build out. The MSB (bit 7) is a sign-bit. If the sign-bit is set to "1", the segment will move in a positive direction relative to a flat line (zero) condition. If this sign-bit is set to "0", the segment will move in a negative direction relative to a flat line condition. A pulse with numbered segments is shown in Figure 9.

FIGURE 9. ARBITRARY PULSE SEGMENT ASSIGNMENT

Note: By default, the arbitrary segments are programmed to 0x00h. The transmitter outputs will result in an all zero pattern to the line.

TRANSMITTER

Each individual transmitter channel can be turned on or off in both Hardware and Host modes.


DIGITAL DATA FORMAT

Both the transmitter and receiver can be configured to operate in dual or single-rail data formats. This feature is available under both **Hardware** and **Host** control modes, on a global basis. The dual or single-rail data format is determined by the state of the SR/DR pin in **Hardware** mode or SR/DR interface bit in the **Host** mode. In single-rail mode, transmit clock and NRZ data are applied to TCLK_n and TPOS_n/TDATA_n pins respectively. In single-rail and **Hardware** mode the TNEG_n/CODES_n input can be used as the CODES function. With TNEG_n/CODES_n tied "Low", HDB3 or B8ZS encoding and decoding are enabled for E1 and T1 modes respectively. With TNEG_n/CODES_n tied "High", the AMI coding scheme is selected. In both dual or single-rail modes of operations, the transmitter converts digital input data to a bipolar format before being transmitted to the line.

TRANSMIT CLOCK (TCLK) SAMPLING EDGE

Serial transmit data at TPOS_n/TDATA_n and TNEG_n/CODES_n are clocked into the XRT83SL34 under the synchronization of TCLK_n. With a "0" written to the TCLKE interface bit, or by pulling the TCLKE pin "Low", input data is sampled on the falling edge of TCLK_n. The sampling edge is inverted with a "1" written to TCLKE interface bit, or by connecting the TCLKE pin "High".





TRANSMIT HDB3/B8ZS ENCODER

The Encoder function is available in both **Hardware** and **Host** modes on a per channel basis by controlling the TNEG_n/CODES_n pin or CODES interface bit. The encoder is only available in single-rail mode. In E1 mode and with HDB3 encoding selected, any sequence with four or more consecutive zeros in the input serial data from TPOS_n/TDATA_n, will be removed and replaced with 000V or B00V, where "B" indicates a pulse conforming with the bipolar rule and "V" representing a pulse violating the rule. An example of HDB3 Encoding is shown in Table 3. In a T1 system, an input data sequence with eight or more consecutive zeros will be removed and replaced using the B8ZS encoding rule. An example of Bipolar with 8 Zero Substitution (B8ZS) encoding scheme is shown in Table 4. Writing a "1" into the CODES_n interface bit or connecting the TNEG_n/CODES_n pin to a "High" level selects the AMI coding for both E1 or T1 systems.

TABLE 3: EXAMPLES OF HDB3 ENCODING

	NUMBER OF PULSE BEFORE NEXT 4 ZEROS	NEXT 4 BITS
Input		0000
HDB3 (case1)	odd	000V
HDB3 (case2)	even	B00V

TABLE 4: EXAMPLES OF B8ZS ENCODING

Case 1	PRECEDING PULSE	NEXT 8 BITS
Input	+	00000000
B8ZS		000VB0VB
AMI Output	+	000+ -0- +
Case 2		
Input	-	00000000
B8ZS		000VB0VB
AMI Output	-	000- +0+ -

X EXAR

DRIVER FAILURE MONITOR (DMO)

The driver monitor circuit is used to detect transmit driver failure by monitoring the activities at TTIP and TRING outputs. Driver failure may be caused by a short circuit in the primary transformer or system problems at the transmit input. If the transmitter of a channel has no output for more than 128 clock cycles, the corresponding DMO pin goes "High" and remains "High" until a valid transmit pulse is detected. In **Host** mode, the failure of the transmit channel is reported in the corresponding interface bit. If the DMOIE bit is also enabled, any transition on the DMO interface bit will generate an interrupt. The driver failure monitor is supported in both **Hardware** and **Host** modes on a per channel basis.

TRANSMIT PULSE SHAPER & LINE BUILD OUT (LBO) CIRCUIT

The transmit pulse shaper circuit uses the high speed clock from the Master timing generator to control the shape and width of the transmitted pulse. The internal high-speed timing generator eliminates the need for a tightly controlled transmit clock (TCLK) duty cycle. With the jitter attenuator not in the transmit path, the transmit output will generate no more than 0.025Unit Interval (UI) peak-to-peak jitter. In **Hardware** mode, the state of the A[4:0]/EQC[4:0] pins determine the transmit pulse shape for all eight channels. In **Host** mode transmit pulse shape can be controlled on a per channel basis using the interface bits EQC[4:0]. The chip supports five fixed transmit pulse settings for T1 Short-haul applications plus a fully programmable waveform generator for arbitrary transmit output pulse shapes. The choice of the transmit pulse shape and LBO under the control of the interface bits are summarized in Table 5. For CSU LBO transmit pulse design information, refer to ANSI T1.403-1993 Network-to-Customer Installation specification, Annex-E.

Note: EQC[4:0] determine the T1/E1 operating mode of the XRT83SL34. When EQC4 = "1" and EQC3 = "1", the XRT83SL34 is in the E1 mode, otherwise it is in the T1/J1 mode.

TABLE 5: RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS

EQC4	EQC3	EQC2	EQC1	EQC0	E1/T1 MODE & RECEIVE SENSITIVITY	TRANSMIT LBO	CABLE	CODING
0	1	0	0	0	T1 Short Haul/15dB	0-133 ft./ 0.6dB	100Ω/ TP	B8ZS
0	1	0	0	1	T1 Short Haul/15dB	133-266 ft./ 1.2dB	100Ω/ TP	B8ZS
0	1	0	1	0	T1 Short Haul/15dB	266-399 ft./ 1.8dB	100Ω/ TP	B8ZS
0	1	0	1	1	T1 Short Haul/15dB	399-533 ft./ 2.4dB	100Ω/ TP	B8ZS
0	1	1	0	0	T1 Short Haul/15dB	533-655 ft./ 3.0dB	100Ω/ TP	B8ZS
0	1	1	0	1	T1 Short Haul/15dB	Arbitrary Pulse	100Ω/ TP	B8ZS
0	1	1	1	0	T1 Gain Mode/29dB	0-133 ft./ 0.6dB	100Ω/ TP	B8ZS
0	1	1	1	1	T1 Gain Mode/29dB	133-266 ft./ 1.2dB	100Ω/ TP	B8ZS
1	0	0	0	0	T1 Gain Mode/29dB	266-399 ft./ 1.8dB	100Ω/ TP	B8ZS
1	0	0	0	1	T1 Gain Mode/29dB	399-533 ft./ 2.4dB	100Ω/ TP	B8ZS
1	0	0	1	0	T1 Gain Mode/29dB	533-655 ft./ 3.0dB	100Ω/ TP	B8ZS
1	0	0	1	1	T1 Gain Mode/29dB	Arbitrary Pulse	100Ω/ TP	B8ZS
1	1	1	0	0	E1 Short Haul	ITU G.703	75Ω Coax	HDB3
1	1	1	0	1	E1 Short Haul	ITU G.703	120Ω TP	HDB3

TABLE 5: RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS

EQC4	EQC3	EQC2	EQC1	EQC0	E1/T1 Mode & Receive Sensitivity	TRANSMIT LBO	CABLE	CODING
1	1	1	1	0	E1 Gain Mode	ITU G.703	75Ω Coax	HDB3
1	1	1	1	1	E1 Gain Mode	ITU G.703	120Ω TP	HDB3

TRANSMIT AND RECEIVE TERMINATIONS

The XRT83SL34 is a versatile LIU that can be programmed to use one Bill of Materials (BOM) for worldwide applications for T1, J1 and E1. For specific applications the internal terminations can be disabled to allow the use of existing components and/or designs.

RECEIVER (CHANNELS 0 - 3)

INTERNAL RECEIVE TERMINATION MODE

In **Hardware** mode, RXTSEL (Pin 83) can be tied "High" to select internal termination mode for all receive channels or tied "Low" to select external termination mode. Individual channel control can only be done in **Host** mode. By default the XRT83SL34 is set for external termination mode at power up or at **Hardware** reset.


TABLE 6: RECEIVE TERMINATION CONTROL

RXTSEL	RX TERMINATION
0	EXTERNAL
1	INTERNAL

In **Host** mode, bit 7 in the appropriate channel register, (Table 20, "Microprocessor Register #1, Bit Description," on page 46), is set "High" to select the internal termination mode for that specific receive channel.



FIGURE 11. SIMPLIFIED DIAGRAM FOR THE INTERNAL RECEIVE AND TRANSMIT TERMINATION MODE



If the internal termination mode (RXTSEL = "1") is selected, the effective impedance for E1, T1 or J1 can be achieved either with an internal resistor or a combination of internal and external resistors as shown in Table 7.


Note: In **Hardware** mode, pins RXRES[1:0] control all channels.

TABLE 7: RECEIVE TERMINATIONS

RXTSEL	TERSEL1	TERSEL0	RXRES1	RXRES0	R _{ext}	R _{int}	Mode
0	х	Х	Х	Х	R _{ext}	~	T1/E1/J1
1	0	0	0	0	∞	100Ω	T1
1	0	1	0	0	∞	110Ω	J1
1	1	0	0	0	∞	75Ω	E1
1	1	1	0	0	∞	120Ω	E1
1	0	0	0	1	240Ω	172Ω	T1
1	0	1	0	1	240Ω	204Ω	J1
1	1	0	0	1	240Ω	108Ω	E1
1	1	1	0	1	240Ω	240Ω	E1
1	0	0	1	0	210Ω	192Ω	T1
1	0	1	1	0	210Ω	232Ω	J1
1	1	0	1	0	210Ω	116Ω	E1
1	1	1	1	0	210Ω	280Ω	E1
1	0	0	1	1	150Ω	300Ω	T1
1	0	1	1	1	150Ω	412Ω	J1
1	1	0	1	1	150Ω	150Ω	E1
1	1	1	1	1	150Ω	600Ω	E1

Figure 12 is a simplified diagram for T1 (100 Ω) in the external receive and transmit termination mode. Figure 13 is a simplified diagram for E1 (75 Ω) in the external receive and transmit termination mode.

FIGURE 12. SIMPLIFIED DIAGRAM FOR T1 IN THE EXTERNAL TERMINATION MODE (RXTSEL= 0)





XRT83SL34 LIU

9.1Ω

1:2.45

TRING
RTIP

75Ω

RRING

1:1

FIGURE 13. SIMPLIFIED DIAGRAM FOR E1 IN EXTERNAL TERMINATION MODE (RXTSEL= 0)

TRANSMITTER (CHANNELS 0 - 3)

TRANSMIT TERMINATION MODE

In **Hardware** mode, TXTSEL (Pin 84) can be tied "High" to select internal termination mode for all transmit channels or tied "Low" for external termination. Individual channel control can be done only in **Host** mode. In **Host** mode, bit 6 in the appropriate register for a given channel is set "High" to select the internal termination mode for that specific transmit channel, see Table 20, "Microprocessor Register #1, Bit Description," on page 46.

TABLE 8: TRANSMIT TERMINATION CONTROL

TX TERMINATION TX TRANSFORMER

TXTSEL	TX TERMINATION	TX TRANSFORMER RATIO		
0	EXTERNAL	1:2.45		
1	INTERNAL	1:2		

For internal termination, the transformer turns ratio is always 1:2. In internal mode, no external resistors are used. An external capacitor of $0.68\mu F$ is used for proper operation of the internal termination circuitry, see Figure 11.

TABLE 9: TERMINATION SELECT CONTROL

TERSEL1	TERSEL0	TERMINATION		
0	0	100Ω		
0	1	110Ω		
1	0	75Ω		
1	1	120Ω		

EXTERNAL TRANSMIT TERMINATION MODE

By default the XRT83SL34 is set for external termination mode at power up or at **Hardware** reset.

When external transmit termination mode is selected, the internal termination circuitry is disabled. The value of the external resistors is chosen for a specific application according to the turns ratio selected by TRATIO (Pin 127) in **Hardware** mode or bit 0 in the appropriate register for a specific channel in **Host** mode, see Table 10 and Table 22, "Microprocessor Register #3, Bit Description," on page 50. Figure 12 is a simplified block

diagram for T1 (100 Ω) in the external termination mode. Figure 13 is a simplified block diagram for E1 (75 Ω) in the external termination mode.

TABLE 10: TRANSMIT TERMINATION CONTROL

TRATIO	TURNS RATIO
0	1:2.45
1	1:2

Table 11 summarizes the transmit terminations.

TABLE 11: TRANSMIT TERMINATIONS

	TERSEL1	TERSEL0	TXTSEL	TRATIO	$R_{int} \Omega$	n	$R_{ext}\Omega$	C _{ext}
			0=EXTERNAL 1=INTERNAL		SET BY CONTROL BITS	n, R _{ext} , AND C _{ext} ARE SUGGESTED SETTINGS		
	0	0	0	0	0Ω	2.45	3.1Ω	0
T1 100 Ω	0	0	0	1	0Ω	2	3.1Ω	0
	0	0	1	х	12.5Ω	2	Ω0	0.68μF
	0	1	0	0	0Ω	2.45	3.1Ω	0
J1 110 Ω	0	1	0	1	0Ω	2	3.1Ω	0
	0	1	1	х	13.75Ω	2	Ω0	0.68μF
							•	
_,	1	0	0	0	0Ω	2.45	6.2Ω	0
E1 75 Ω	1	0	0	1	0Ω	2	9.1Ω	0
	1	0	1	х	9.4Ω	2	Ω0	0.68μF
							•	
_,	1	1	0	0	0Ω	2.45	6.2Ω	0
E1 1 20 Ω	1	1	0	1	0Ω	2	9.1Ω	0
	1	1	1	Х	15Ω	2	0Ω	0.68μF

REDUNDANCY APPLICATIONS

Telecommunication system design requires signal integrity and reliability. When a T1/E1 primary line card has a failure, it must be swapped with a backup line card while maintaining connectivity to a backplane without losing data. System designers can achieve this by implementing common redundancy schemes with the XRT83SL34 Line Interface Unit (LIU). The XRT83SL34 offers features that are tailored to redundancy applications while reducing the number of components and providing system designers with solid reference designs. These features allow system designers to implement redundancy applications that ensure reliability. The Internal Impedance mode eliminates the need for external relays when using the 1:1 and 1+1 redundancy schemes.

PROGRAMMING CONSIDERATIONS

In many applications switching the control of the transmitter outputs and the receiver line impedance to **hardware** control will provide faster transmitter ON/OFF switching.

In **Host** Mode, there are two bits in register 130 (82H) that control the transmitter outputs and the Rx line impedance select, TXONCNTL (Bit 7) and TERCNTL (Bit 6).

Setting bit-7 (TXONCNTL) to a "1" transfers the control of the Transmit On/Off function to the TXON_n **Hardware** control pins. (Pins 90 through 93 and pins 169 through 172).

Setting bit-6 (TERCNTL) to a "1" transfers the control of the Rx line impedance select (RXTSEL) to the RXTSEL **Hardware** control pin (pin 83).

Either mode works well with redundancy applications. The user can determine which mode has the fastest switching time for a unique application.

TYPICAL REDUNDANCY SCHEMES

- ·1:1 One backup card for every primary card (Facility Protection)
- ·1+1 One backup card for every primary card (Line Protection)
- ·N+1One backup card for N primary cards

1:1 REDUNDANCY

A 1:1 facility protection redundancy scheme has one backup card for every primary card. When using 1:1 redundancy, the backup card has its transmitters tri-stated and its receivers in high impedance. This eliminates the need for external relays and provides one bill of materials for all interface modes of operation. The transmit and receive sections of the LIU device are described separately.

1+1 REDUNDANCY


A 1+1 line protection redundancy scheme has one backup card for every primary card, and the receivers on the backup card are monitoring the receiver inputs. Therefore, the receivers on both cards need to be active. The transmit outputs require no external resistors. The transmit and receive sections of the LIU device are described separately.

TRANSMIT 1:1 & 1+1 REDUNDANCY

For 1:1 and 1+1 redundancy, the transmitters on the primary and backup card should be programmed for Internal Impedance mode. The transmitters on the backup card should be tri-stated. Select the appropriate impedance for the desired mode of operation, T1/E1/J1. A 0.68uF capacitor is used in series with TTIP for blocking DC bias. See Figure 14 for a simplified block diagram of the transmit section for 1:1 and 1+1 redundancy scheme.

Note: For simplification, the over voltage protection circuitry was omitted.

FIGURE 14. SIMPLIFIED BLOCK DIAGRAM OF THE TRANSMIT SECTION FOR 1:1 & 1+1 REDUNDANCY




RECEIVE 1:1 & 1+1 REDUNDANCY

For 1:1 and 1+1 redundancy, the receivers on the primary card should be programmed for Internal Impedance mode. The receivers on the backup card should be programmed for External Impedance mode. Since there is no external resistor in the circuit, the receivers on the backup card will be high impedance. This key design feature eliminates the need for relays and provides one bill of materials for all interface modes of operation. Select the impedance for the desired mode of operation, T1/E1/J1. To swap the primary card, set the backup card to Internal Impedance mode, then the primary card to External Impedance mode. See Figure 15 for a simplified block diagram of the receive section for a 1:1 and 1+1 redundancy scheme.

Note: For simplification, the over voltage protection circuitry was omitted.

FIGURE 15. SIMPLIFIED BLOCK DIAGRAM - RECEIVE SECTION FOR 1:1 AND 1+1 REDUNDANCY





N+1 REDUNDANCY


N+1 redundancy has one backup card for N primary cards. Due to impedance mismatch and signal contention, external relays are necessary when using this redundancy scheme. The advantage of relays is that they create complete isolation between the primary cards and the backup card. This allows all transmitters and receivers on the primary cards to be configured in internal impedance mode, providing one bill of materials for all interface modes of operation. The transmit and receive sections of the XRT83SL34 are described separately.

TRANSMIT

For N+1 redundancy, the transmitters on all cards should be programmed for internal impedance mode providing one bill of materials for T1/E1/J1. The transmitters on the backup card do not have to be tri-stated. To swap the primary card, close the desired relays, and tri-state the transmitters on the failed primary card. A 0.68µF capacitor is used in series with TTIP for blocking DC bias. See Figure 16 for a simplified block diagram of the transmit section for an N+1 redundancy scheme.

Note: For simplification, the over voltage protection circuitry was omitted.

FIGURE 16. SIMPLIFIED BLOCK DIAGRAM - TRANSMIT SECTION FOR N+1 REDUNDANCY




RECEIVE

For N+1 redundancy, the receivers on the primary cards should be programmed for internal impedance mode. The receivers on the backup card should be programmed for external impedance mode. Since there is no external resistor in the circuit, the receivers on the backup card will be high impedance. Select the impedance for the desired mode of operation, T1/E1/J1. To swap the primary card, set the backup card to internal impedance mode, then the primary card to external impedance mode. See Figure 17. for a simplified block diagram of the receive section for a N+1 redundancy scheme.

Note: For simplification, the over voltage protection circuitry was omitted.

FIGURE 17. SIMPLIFIED BLOCK DIAGRAM - RECEIVE SECTION FOR N+1 REDUNDANCY



X EXAR

PATTERN TRANSMIT AND DETECT FUNCTION

Several test and diagnostic patterns can be generated and detected by the chip. In **Hardware** mode each channel can be independently programmed to transmit an All Ones pattern by applying a "High" level to the corresponding TAOS_n pin. In **Host** mode, the three interface bits TXTEST[2:0] control the pattern generation and detection independently for each channel according to Table 12.

TXTEST2 TXTEST1 TXTEST0 **TEST PATTERN** 0 None Х Х 1 0 0 **TDQRSS** 1 0 1 **TAOS** 1 **TLUC** 1 0 TLDC 1 1

TABLE 12: PATTERN TRANSMISSION CONTROL

TRANSMIT ALL ONES (TAOS)

This feature is available in both **Hardware** and **Host** modes. With the TAOS_n pin connected to a "High" level or when interface bits TXTEST2="1", TXTEST1="0" and TXTEST0="1" the transmitter ignores input from TPOS_n/TDATA_n and TNEG_n/CODES_n pins and sends a continuous AMI encoded all "Ones" signal to the line, using TCLK_n clock as the reference. In addition, when the **Hardware** pin and interface bit ATAOS is activated, the chip will automatically transmit the All "Ones" data from any channel that detects an RLOS condition. This feature is not available on a per channel basis. TCLK n must NOT be tied "Low".

NETWORK LOOP CODE DETECTION AND TRANSMISSION

This feature is available in **Host** mode only. When the interface bits TXTEST2="1", TXTEST1="1" and TXTEST0="0" the chip is enabled to transmit the "00001" Network Loop-Up Code from the selected channel requesting a Loop-Back condition from the remote terminal. Simultaneously setting the interface bits NLCDE1="0" and NLCDE0="1" enables the Network Loop-Up code detection in the receiver. If the "00001" Network Loop-Up code is detected in the receive data for longer than 5 seconds, the NLCD bit in the interface register is set indicating that the remote terminal has activated remote Loop-Back and the chip is receiving its own transmitted data. When the interface bits TXTEST2="1", TXTEST1="1" and TXTEST0="1" the chip is enabled to transmit the Network Loop-Down Code (TLDC) "001" from the selected channel requesting the remote terminal the removal of the Loop-Back condition.

In the **Host** mode each channel is capable of monitoring the contents of the receive data for the presence of Loop-Up or Loop-Down code from the remote terminal. In the **Host** mode the two interface bits NLCDE[1:0] control the Loop-Code detection independently for each channel according to Table 13.

NLCDE1	NLCDE0	CONDITION
0	0	Disable Loop-Code Detection
0	1	Detect Loop-Up Code in Receive Data
1	0	Detect Loop-Down Code in Receive Data
1	1	Automatic Loop-Code detection and Remote Loop-Back Activation

TABLE 13: LOOP-CODE DETECTION CONTROL

Setting the interface bits to NLCDE1="0" and NLCDE0="1" activates the detection of the Loop-Up code in the receive data. If the "00001" Network Loop-Up code is detected in the receive data for longer than 5 seconds, the NLCD interface bit is set to "1" and stays in this state for as long as the receiver continues to receive the



XRT83SL34 QUAD T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

REV. 1.0.0

Network Loop-Up Code. In this mode if the NLCD interrupt is enabled, the chip will initiate an interrupt on every transition of NLCD. The host has the option to ignore the request from the remote terminal, or to respond to the request and manually activate Remote Loop-Back. The host can subsequently activate the detection of the Loop-Down Code by setting NLCDE1="1" and NLCDE0="0". In this case, receiving the "001" Loop-Down Code for longer than 5 seconds will set the NLCD bit to "1" and if the NLCD interrupt is enabled, the chip will initiate an interrupt on every transition of NLCD. The host can respond to the request from the remote terminal and remove Loop-Back condition. In the manual Network Loop-Up (NLCDE1="0" and NLCDE0="1") and Loop-Down (NLCDE1="1" and NLCDE0="0") Code detection modes, the NLCD interface bit will be set to "1" upon receiving the corresponding code in excess of 5 seconds in the receive data. The chip will initiate an interrupt any time the status of the NLCD bit changes and the Network Loop-code interrupt is enabled.

In the Host mode, setting the interface bits NLCDE1="1" and NLCDE0="1" enables the automatic Loop-Code detection and Remote Loop-Back activation mode if, TXTEST[2:0] is NOT equal to "110". As this mode is initiated, the state of the NLCD interface bit is reset to "0" and the chip is programmed to monitor the receive input data for the Loop-Up Code. If the "00001" Network Loop-Up Code is detected in the receive data for longer than 5 seconds in addition to the NLCD bit in the interface register being set, Remote Loop-Back is automatically activated. The chip stays in remote Loop-Back even if it stops receiving the "00001" pattern. After the chip detects the Loop-Up code, sets the NLCD bit and enters Remote Loop-Back, it automatically starts monitoring the receive data for the Loop-Down code. In this mode however, the NLCD bit stays set even if the receiver stops receiving the Loop-Up code, which is an indication to the host that the Remote Loop-Back is still in effect. Remote Loop-Back is removed if the chip detects the "001" Loop-Down code for longer than 5 seconds. Detecting the "001" code also results in resetting the NLCD interface bit and initiating an interrupt. The Remote Loop-Back can also be removed by taking the chip out of the Automatic detection mode by programming it to operate in a different state. The chip will not respond to remote Loop-Back request if Local Analog Loop-Back is activated locally. When programmed in Automatic detection mode the NLCD interface bit stays "High" for the whole time the Remote Loop-Back is activated and initiates an interrupt any time the status of the NLCD bit changes provided the Network Loop-code interrupt is enabled.

TRANSMIT AND DETECT QUASI-RANDOM SIGNAL SOURCE (TDQRSS)

Each channel of XRT83SL34 includes a QRSS pattern generation and detection block for diagnostic purposes that can be activated only in the **Host** mode by setting the interface bits TXTEST2="1", TXTEST1="0" and TXTEST0="0". For T1 systems, the QRSS pattern is a 2²⁰-1pseudo-random bit sequence (PRBS) with no more than 14 consecutive zeros. For E1 systems, the QRSS pattern is 2¹⁵ -1 PRBS with an inverted output. With QRSS and Analog Local Loop-Back enabled simultaneously, and by monitoring the status of the QRPD interface bit, all main functional blocks within the transceiver can be verified.

When the receiver achieves QRSS synchronization with fewer than 4 errors in a 128 bits window, QRPD changes from "Low" to "High". After pattern synchronization, any bit error will cause QRPD to go "Low" for one clock cycle. If the QRPDIE bit is enabled, any transition on the QRPD bit will generate an interrupt.

With TDQRSS activated, a bit error can be inserted in the transmitted QRSS pattern by transitioning the INSBER interface bit from "0" to "1". Bipolar violation can also be inserted either in the QRSS pattern, or input data when operating in the single-rail mode by transitioning the INSBPV interface bit from "0" to "1". The state of INSBER and INSBPV bits are sampled on the rising edge of the TCLK_n. To insure the insertion of the bit error or bipolar violation, a "0" should be written in these bit locations before writing a "1".



LOOP-BACK MODES

The XRT83SL34 supports several Loop-Back modes under both **Hardware** and **Host** control. In **Hardware** mode the two LOOP[1:0] pins control the Loop-Back functions for each channel independently according to Table 14.

TABLE 14: LOOP-BACK CONTROL IN HARDWARE MODE

LOOP1	LOOP0	LOOP-BACK MODE
0	0	None
0	1	Analog
1	0	Remote
1	1	Digital

In **Host** mode the Loop-Back functions are controlled by the three LOOP[2:0] interface bits. Each channel can be programmed independently according to Table 15.

TABLE 15: LOOP-BACK CONTROL IN HOST MODE

LOOP2	LOOP1	LOOP0	LOOP-BACK MODE
0	Х	Х	None
1	0	0	Dual
1	0	1	Analog
1	1	0	Remote
1	1	1	Digital



LOCAL ANALOG LOOP-BACK (ALOOP)

With Local Analog Loop-Back activated, the transmit data at TTIP and TRING are looped-back to the analog input of the receiver. External inputs at RTIP/RRING in this mode are ignored while valid transmit data continues to be sent to the line. Local Analog Loop-Back exercises most of the functional blocks of the XRT83SL34 including the jitter attenuator which can be selected in either the transmit or receive paths. Local Analog Loop-Back is shown in Figure 18.

TPOS TTIP Timing **TNEG** Encoder JA Тx Control **TRING** TCLK RCLK < Data & RTIP RPOS ◀ Clock Rx Decoder Recovery RRING RNEG

FIGURE 18. LOCAL ANALOG LOOP-BACK SIGNAL FLOW

In this mode, the jitter attenuator (if selected) can be placed in the transmit or receive path.

REMOTE LOOP-BACK (RLOOP)

With Remote Loop-Back activated, receive data after the jitter attenuator (if selected in the receive path) is looped back to the transmit path using RCLK as transmit timing. In this mode transmit clock and data are ignored, while RCLK and receive data will continue to be available at their respective output pins. Remote Loop-Back with jitter attenuator selected in the receive path is shown in Figure 19.




FIGURE 19. REMOTE LOOP-BACK MODE WITH JITTER ATTENUATOR SELECTED IN RECEIVE PATH



In the Remote Loop-Back mode if the jitter attenuator is selected in the transmit path, the receive data from the Clock and Data Recovery block is looped back to the transmit path and is applied to the jitter attenuator using RCLK as transmit timing. In this mode the transmit clock and data are also ignored, while RCLK and received data will continue to be available at their respective output pins. Remote Loop-Back with the jitter attenuator selected in the transmit path is shown in Figure 20.

TPOS-TTIP Timing JA Encoder Тx TNEG Control ► TRING TCLK⁻ **RCLK**◀ RTIP Clock & Decode **RPOS**◀ Data Rx**RRING** Recovery RNEG◀

FIGURE 20. REMOTE LOOP-BACK MODE WITH JITTER ATTENUATOR SELECTED IN TRANSMIT PATH

DIGITAL LOOP-BACK (DLOOP)

Digital Loop-Back or Local Loop-Back allows the transmit clock and data to be looped back to the corresponding receiver output pins through the encoder/decoder and jitter attenuator. In this mode, receive data and clock are ignored, but the transmit data will be sent to the line uninterrupted. This loop back feature allows users to configure the line interface as a pure jitter attenuator. The Digital Loop-Back signal flow is shown in Figure 21.





FIGURE 21. DIGITAL LOOP-BACK MODE WITH JITTER ATTENUATOR SELECTED IN TRANSMIT PATH

DUAL LOOP-BACK

Y EXAR

Figure 22 depicts the data flow in dual-loopback. In this mode, selecting the jitter attenuator in the transmit path will have the same result as placing the jitter attenuator in the receive path. In dual Loop-Back mode the recovered clock and data from the line are looped back through the transmitter to the TTIP and TRING without passing through the jitter attenuator. The transmit clock and data are looped back through the jitter attenuator to the RCLK and RPOS/RDATA and RNEG pins.

FIGURE 22. SIGNAL FLOW IN DUAL LOOP-BACK MODE



MICROPROCESSOR PARALLEL INTERFACE

XRT83SL34 is equipped with a microprocessor interface for easy device configuration. The parallel port of the XRT83SL34 is compatible with both Intel and Motorola address and data buses. The XRT83SL34 has an 8-bit address A[7:0] input and 8-bit bi-directional data bus D[7:0]. The signals required for a generic microprocessor to access the internal registers are described in Table 16.

TABLE 16: MICROPROCESSOR INTERFACE SIGNAL DESCRIPTION

D[7:0]	Data Input (Outp	Data Input (Output): 8 bits bi-directional Read/Write data bus for register access.									
A[7:0]	Address Input: 8	Address Input: 8 bit address to select internal register location.									
μPTS1 μPTS2	Microprocessor	Type Select:									
μιισε		μ PTS2	μPTS1	μР Туре							
		0	0	68HC11, 8051, 80C188 (async.)							
		0	1	Motorola 68K (async.)							
		1	0	Intel x86 (sync.)							
		1	1	Intel i960, Motorola 860 (sync.)							
		-			-						
μ PCLK	clock speed is 54	Microprocessor Clock Input : Input clock for synchronous microprocessor operation. Maximum clock speed is 54MHz. This pin is internally pulled "Low" for asynchronous microprocessor operation when no clock is present.									
ALE_AS	Address Latch Input (Address Strobe): -Intel bus timing, the address inputs are latched into the internal register on the falling edge of ALEMotorola bus timing, the address inputs are latched into the internal register on the falling edge of AS.										
cs	Chip Select Inpu	ıt: This signal r	must be "Low	" in order to access the parallel port.							
RD_DS	_	a "Low" pulse		s a read operation when \overline{CS} pin is "Lo dicates a read or write operation when							
WR_R/W		a "Low" pulse o ing, a "High" <u>p</u>	ulse on R/W	s a write operation when $\overline{\text{CS}}$ pin is "Low" selects a read operation and a "Low" v".							
RDY_DTACK	Ready Output (Data Transfer Acknowledge Output): -Intel bus timing, RDY is asserted "High" to indicate the XRT83SL34 has completed a read or write operationMotorola bus timing, DTACK is asserted "Low" to indicate the XRT83SL34 has completed a read or write operation.										
ĪNT		registers. The		to indicate an interrupt caused by an this pin can be blocked by setting the (

MICROPROCESSOR REGISTER TABLES

The microprocessor interface consists of 128 addressable locations. Each channel uses 16 dedicated 7 bit registers for independent programming and control. There are four additional registers for global control of all channels and two registers for device identification and revision numbers. The remaining registers are for factory test and future expansion. The control register map and the function of the individual bits are summarized in Table 17 and Table 18 respectively.

TABLE 17: MICROPROCESSOR REGISTER ADDRESS

REGISTER NUMBER	Regi	STER ADDRESS	Function
REGISTER NUMBER	HEX	BINARY	FUNCTION
0 - 15	0x00 - 0x0F	0000000 - 0001111	Channel 0 Control Registers
16 - 31	0x10 -0x1F	0010000 - 0011111	Channel 1 Control Registers
32 - 47	0x20 - 0x2F	0100000 - 0101111	Channel 2 Control Registers
48 - 63	0x30 - 0x3F	0110000 - 0111111	Channel 3 Control Registers
64 - 67	0x40 - 0x43	1000000 - 1000011	Command Control Registers for All 4 Channels
68 - 75	0x44 - 0x4B	1000100 - 1001011	R/W registers reserved for testing purpose.
76-125	0x4C - 0x7D	1001100 - 1111101	Reserved
126	0x7E	1111110	Device ID
127	0x7F	1111111	Revision ID

TABLE 18: MICROPROCESSOR REGISTER BIT DESCRIPTION

REG.#	Address	REG. Type	Віт 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	Віт 1	Віт 0
Channel 0	Control Reg	jisters								
0	0000000 Hex 0x00	R/W	Reserved	Reserved	RXON_n	EQC4_n	EQC3_n	EQC2_n	EQC1_n	EQC0_n
1	0000001 Hex 0x01	R/W	RXTSEL_n	TXTSEL_n	TERSEL1_n	TERSEL0_n	JASEL1_n	JASEL0_n	JABW_n	FIFOS_n
2	0000010 Hex 0x02	R/W	INVQRSS_n	TXTEST2_n	TXTEST1_n	TXTEST0_n	TXON_n	LOOP2_n	LOOP1_n	LOOP0_n
3	0000011 Hex 0x03	R/W	NLCDE1_n	NLCDE0_n	CODES_n	RXRES1_n	RXRES0_n	INSBPV_n	INSBER_n	TRATIO_n
4	0000100 Hex 0x04	R/W	Reserved	DMOIE_n	FLSIE_n	LCVIE_n	NLCDIE_n	AISDIE_n	RLOSIE_n	QRPDIE_n
5	0000101 Hex 0x05	RO	Reserved	DMO_n	FLS_n	LCV_n	NLCD_n	AISD_n	RLOS_n	QRPD_n
6	0000110 Hex 0x06	RUR	Reserved	DMOIS_n	FLSIS_n	LCVIS_n	NLCDIS_n	AISDIS_n	RLOSIS_n	QRPDIS_n
7	0000111 Hex 0x07	RO	Reserved	Reserved	CLOS5_n	CLOS4_n	CLOS3_n	CLOS2_n	CLOS1_n	CLOS0_n
8	0001000 Hex 0x08	R/W	Х	B6S1_n	B5S1_n	B4S1_n	B3S1_n	B2S1_n	B1S1_n	B0S1_n



TABLE 18: MICROPROCESSOR REGISTER BIT DESCRIPTION

REG.#	Address	REG. TYPE	Віт 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	Віт 1	Віт 0		
9	0001001 Hex 0x09	R/W	Х	B6S2_n	B5S2_n	B4S2_n	B3S2_n	B2\$2_n	B1S2_n	B0S2_n		
10	0001010 Hex 0x0A	R/W	Х	B6S3_n	B5S3_n	B4S3_n	B3S3_n	B2S3_n	B1S3_n	B0S3_n		
11	0001011 Hex 0x0B	R/W	Х	B6S4_n	B5S4_n	B4S4_n	B3S4_n	B2S4_n	B1S4_n	B0S4_n		
12	0001100 Hex 0x0C	R/W	Х	B6S5_n	B5S5_n	B4S5_n	B3S5_n	B2S5_n	B1S5_n	B0S5_n		
13	0001101 Hex 0x0D	R/W	Х	B6S6_n	B5S6_n	B4S6_n	B3S6_n	B2\$6_n	B1S6_n	B0S6_n		
14	0001110 Hex 0x0E	R/W	Х	B6S7_n	B5S7_n	B4S7_n	B3S7_n	B2S7_n	B1S7_n	B0S7_n		
15	0001111 Hex 0x0F	R/W	Х	B6S8_n	B5S8_n	B4S8_n	B3S8_n	B2\$8_n	B1S8_n	B0S8_n		
			Reset = 0	set = 0								
Command Control Global Registers for all 8 channels												
16-31	001xxxx Hex 0x10- 0x1F	R/W	Channel 1Control Register (see Registers 0-15 for description)									
32-47	010xxxx Hex 0x20- ox2F	R/W	Channel 2 Co	Channel 2 Control Register (see Registers 0-15 for description)								
48-63	011xxxx Hex 0x30- 0x3F	R/W	Channel 3 Co	ntrol Register (s	ee Registers 0-	15 for description	۱)					
Command	Control Glob	al Regi	sters									
64	1000000 Hex 0x40	R/W	SR/DR	ATAOS	RCLKE	TCLKE	DATAP	Reserved	GIE	SRESET		
65	1000001 Hex 0x41	R/W	E1arben	CLKSEL2	CLKSEL1	CLKSEL0	MCLKRATE	RXMUTE	EXLOS	ICT		
66	1000010 Hex 0x42	R/W	GAUGE1	Gauge2	TXONCNTL	TERCNTL	SL_1	SL_0	EQG_1	EQG_0		
67	1000011 Hex 0x43	R/W	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved		
Test Regis	sters for cha	nnels 0	- 3									
68	1000100 Hex 0x44	R/W	Test byte 0									
69	1000101 Hex 0x45	R/W	Test byte 1									
70	1000110 Hex 0x46	R/W	Test byte 2									
71	1000111 Hex 0x47	R/W	Test byte 3									
72	1001000 Hex 0x48	R/W	Test byte 4									
73	1001001 Hex 0x49	R/W	Test byte 5									



XRT83SL34
QUAD T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

REV. 1.0.0

TABLE 18: MICROPROCESSOR REGISTER BIT DESCRIPTION

REG. #	Address	REG. TYPE	Віт 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	Віт 1	Віт 0
74	1001010 Hex 0x4A	R/W	Test byte 6							
75	1001011 Hex 0x4B	R/W	Test byte 7							
Unused R	Jnused Registers									
76	1001100 Hex 0x4C									
125	1111101 Hex 0x7D									
ID Registe	ers									
126	1111110 Hex 0x7E		DEVICE ID: H	IEX = FA or Bin	ary = 1111010					
127	1111111 Hex 0x7F		DEVICE Revi	sion ID						



MICROPROCESSOR REGISTER DESCRIPTIONS

TABLE 19: MICROPROCESSOR REGISTER #0, BIT DESCRIPTION

REGISTER ADDRESS 0000000 0010000 0100000 0110000	CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3	Function	Register Type	RESET VALUE
Віт #	NAME			
D7	Reserved		R/W	0
D6	Reserved		R/W	
D5	RXON_n	Receiver ON: Writing a "1" into this bit location turns on the Receive Section of channel n. Writing a "0" shuts off the Receiver Section of channel n. Notes: 1. This bit provides independent turn-off or turn-on control of each receiver channel. 2. In Hardware mode all receiver channels are always on.	R/W	0
D4	EQC4_n	Equalizer Control bit 4: This bit together with EQC[3:0] are used for controlling transmit pulse shaping, transmit line buildout (LBO) and receive monitoring for either T1 or E1 Modes of operation. See Table 5 for description of Equalizer Control bits.	R/W	0
D3	EQC3_n	Equalizer Control bit 3: See bit D4 description for function of this bit	R/W	0
D2	EQC2_n	Equalizer Control bit 2: See bit D4 description for function of this bit	R/W	0
D1	EQC1_n	Equalizer Control bit 1: See bit D4 description for function of this bit	R/W	0
D0	EQC0_n	Equalizer Control bit 0: See bit D4 description for function of this bit	R/W	0



REGISTER ADDRESS 0000001 0010001 0100001 0110001 Bit #	CHANNEL_n CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 NAME			REGISTER TYPE	RESET VALUE				
D7	RXTSEL_n	to select bet	Receiver Termination Select: In Host mode, this bit is used to select between the internal and external line termination modes for the receiver according to the following table;						0
				SEL		Termination			
				0 1		External Internal			
				1		internai			
D6	TXTSEL_n	Transmit Te to select bet modes for th	ween th	R/W	0				
			TXTSEL			Termination			
				0		External			
				1		Internal			
D5	TERSEL1_n	and RXTSE	e and ir L = "1")	n interna	al termi EL[1:0]	: ination mode, (T control the trans ccording to the fo	smit and	R/W	0
		TER	SEL1	TERS	SEL0	Terminati	on		
			0	()	100Ω			
			0	1		110Ω			
			1	()	75Ω			
			1	1		120Ω			
		In the internal termination mode, the receiver termination of each receiver is realized completely by internal resistors or by the combination of internal and one fixed external resistor. In the internal termination mode, the transmitter output should be AC coupled to the transformer.							
D4	TERSEL0_n	Termination See descrip	-			bit 0: unction of this bi	t.	R/W	0



TABLE 20: MICROPROCESSOR REGISTER #1, BIT DESCRIPTION

D3	JASEL1_n	are used t	to disable		IASEL0 bits each chan-	R/W	0		
			ASEL1 bit D3	JASEL0 bit D2		JA Path			
			0	0	JA	Disabled			
			0	1	JA	in Transmit	Path		
			1	0	JA	in Receive	Path		
			1	1	JA	in Receive	Path		
D2	JASEL0_n	Jitter Atte		elect bit 0:	See de	escription of b	oit D3 for the	R/W	0
D1	JABW_n	to "1" to se FIFO leng "0" to sele mode. In	elect a 1.5l oth will be a oct 10Hz B T1 mode tl to 3Hz, ar	e, set this bit enuator. The et this bit to tor in E1 is perma- effect on the	R/W	0			
		Mode	JAB bit [S_n D0	JA B-W Hz	FIFO Size		
		T1	0	()	3	32		
		T1	0			3	64		
		T1	1	()	3	32		
		T1	1			3	64		
		E1	0	()	10	32		
		E1	0			10	64		
		E1	1	(1.5	64		
		E1	1			1.5	64		
D0	FIFOS_n	FIFO Size	Select: S	See table of	bit D1	above for the	e function of	R/W	0



REGISTER ADDRESS 0000010 0010010 0100010 0110010 Bit #	CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 NAME	Invert QRSS Pa	Fun	Ty	ISTER 'PE	RESET VALUE			
D/	IIVQR35_II	this bit inverts the a "0" sends the 0	e polarity of tra	ansmitted QR	SS pattern. Writi		/ V V	U	
D6	TXTEST2_n	Transmit Test P and TXTEST0 a according to the	re used to ger			/W	0		
		TXTEST2	TXTEST1	TXTEST0	Test Pattern				
		0	0 X X No Pattern						
		1	0	0	TDQRSS				
		1	0	1	TAOS				
		1	1	0	TLUC				
		1	1 1 1 TLDC						
		condition when a Source generation number n. In a Trandom bit sequitive zeros. In a ETAOS (Transmitthe transmission channel number TLUC (Transmitcondition enable transmitted to the When Network LXRT83SL34 will and Remote Looe="1", if activated Loop-Back autor to the Loop-Back TLDC (Transmitted)	TDQRSS (Transmit/Detect Quasi-Random Signal): This condition when activated enables Quasi-Random Signal Source generation and detection for the selected channel number n. In a T1 system QRSS pattern is a 2 ²⁰ -1 pseudorandom bit sequence (PRBS) with no more than 14 consecutive zeros. In a E1 system, QRSS is a 2 ¹⁵ -1 PRBS pattern. TAOS (Transmit All Ones): Activating this condition enables the transmission of an All Ones Pattern from the selected channel number n. TLUC (Transmit Network Loop-Up Code): Activating this condition enables the Network Loop-Up Code of "00001" to be transmitted to the line for the selected channel number n. When Network Loop-Up code is being transmitted, the XRT83SL34 will ignore the Automatic Loop-Code detection and Remote Loop-Back activation (NLCDE1 ="1", NLCDE0 ="1", if activated) in order to avoid activating Remote Digital Loop-Back automatically when the remote terminal responds to the Loop-Back request. TLDC (Transmit Network Loop-Down Code): Activating this condition enables the network Loop-Down Code of "001" to be						
D5	TXTEST1_n	Transmit Test p		See description	on of bit D6 for th	e R	/W	0	
D4	TXTEST0_n	Transmit Test P function of this b		See description	on of bit D6 for th	ie R	/W	0	



TABLE 21: MICROPROCESSOR REGISTER #2, BIT DESCRIPTION

D3	TXON_n	Transmit Sect Transmit Sect TRING_n drive redundancy a Note: This bi	Transmitter ON: Writing a "1" into this bit location turns on the Transmit Section of channel n. Writing a "0" shuts off the Transmit Section of channel n. In this mode, TTIP_n and TRING_n driver outputs will be tri-stated for power reduction or edundancy applications. NOTE: This bit provides independent turn-off or turn-on control for each transmitter channel.				0
D2	LOOP2_n		its control th	ne Loop-Ba	gether with the LOOP1 ck modes of the chip Loop-Back Mode		
		LOOPZ	LOOF	LOOPU	<u> </u>		
		0	X	Х	No Loop-Back		
		1	0	0	Dual Loop-Back		
		1	0	1	Analog Loop-Back		
		1	1	0	Remote Loop-Back		
		1	1	1	Digital Loop-Back		
D1	LOOP1_n	Loop-Back control bit 1: See description of bit D2 for the function of this bit.					0
D0	LOOP0_n	Loop-Back co		: See desci	ription of bit D2 for the	R/W	0



TABLE 22: MICROPROCESSOR REGISTER #3, BIT DESCRIPTION

REGISTER ADDRESS 0000011 0010011 0100011 0110011 BIT #	CHANNEL_n CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 NAME		Func	TION	REGISTER TYPE	RESET VALUE
D7	NLCDE1_n	Network Loop (This bit together tion of each char	with NLCDE0_i	n Enable Bit 1: n control the Loop-Code detec	R/W	0
		NLCDE1	NLCDE0	Function		
		0	0	Disable Loop-code detection Detect Loop-Up code		
		0	1	in receive data		
		1	0	Detect Loop-Down code in receive data		
		1	1	Automatic Loop-Code detection		
		NLCDE0 = "0", the receive data tively. When the particle detected for more set to "1" and if the initiated. The Host function manuall setting the NLC Automatic Loopvation mode. As interface bit is relitor the receive of term is detected "1", Remote Loopcally programmed Down code. The receiving the Loops removed when	the chip is manual for the Loop-Up presence of the e than 5 second the NLCD interrest has the option by. DE1 = "1" and Name of the Mata for the Loop for longer than seed to "0" and the lata for the Loop for longer than seed to monitor the NLCD bit stays op-Up code. The name the chip received the chip received onds or if the Alloop-Up code of the Alloop of the Chip received the chip rece	E0 = "1" or NLCDE1 = "1" and cally programmed to monitor or Loop-Down code respections of the NLCD bit is upt is enabled, an interrupt is not control the Loop-Back. **NLCDE0 = "1" enables the and Remote Loop-Back actitiated, the state of the NLCD he chip is programmed to more outpected. If the "00001" patted and the chip is automatical ereceive data for the Loopset exempted to programmed to more exercised and the chip is automatical ereceive data for the Loopset exempted to power after the chip stopset exempted to power after the chip stopset exempted to power and the composition of the Loop-Back conditions are the Loop-Down code for automatic Loop-Code detections.	in the second se	
D6	NLCDE0_n	Network Loop (See description			R/W	0
D5	CODES_n	decoding for cha	his bits selects l annel number n.	ct: HDB3 or B8ZS encoding and Writing "1" selects an AMI active when single rail mode is	R/W	0



TABLE 22: MICROPROCESSOR REGISTER #3, BIT DESCRIPTION

D4	RXRES1_n	Receive External Resistor Control Pin 1: In Host mode, this bit along with the RXRESO_n bit selects the value of the external Receive fixed resistor according to the following table;				R/W	0
		RXRES1_n	RXRESO_n	Required Fixed External RX Resistor			
		0	0	No external Fixed Resistor			
		0	1	240Ω			
		1	0	210Ω			
		1	1	150Ω			
D3	RXRES0_n		nal Resistor Con ion of D4 the RXI	trol Pin 0: For function o	f this	R/W	0
D2	INSBPV_n	"1", a bipolar vio stream of the se be inserted eith operating in sin on the rising ed NOTE: To ens	plation is inserted elected channel n er in the QRSS p gle-rail mode. Th ge of the respect oure the insertion	this bit transitions from "(in the transmitted data umber n. Bipolar violation lattern, or input data whe e state of this bit is samp ive TCLK_n. In of a bipolar violation, is bit location before write	n can n led <i>a "0"</i>	R/W	0
D1	INSBER_n	tions from "0" to ted QRSS patte of this bit is san TCLK_n. Note: To ens	o "1", a bit error wern of the selected appled on the rising ure the insertion	enabled, when this bit tra- ill be inserted in the trans d channel number n. The g edge of the respective of bit error, a "0" shou a before writing a "1".	smit- state	R/W	0
D0	TRATIO_n	writing a "1" to t transmitter. Writ to 1:2.45. In the	this bit selects a to ting a "0" sets the sinternal terminat to is permanently	e external termination meransformer ratio of 1:2 fo transmitter transformer ratio mode the transmitter set to 1:2 and the state o	r the atio	R/W	0



TABLE 23: MICROPROCESSOR REGISTER #4, BIT DESCRIPTION

REGISTER ADDRESS 0000100 0010100 0100100 0110100	CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 NAME	FUNCTION	REGISTER TYPE	RESET VALUE
D7	Reserved		RO	0
D6	DMOIE_n	DMO Interrupt Enable: Writing a "1" to this bit enables DMO interrupt generation, writing a "0" masks it.	R/W	0
D5	FLSIE_n	FIFO Limit Status Interrupt Enable: Writing a "1" to this bit enables interrupt generation when the FIFO limit is within to 3 bits, writing a "0" to masks it.	R/W	0
D4	LCVIE_n	Line Code Violation Interrupt Enable: Writing a "1" to this bit enables Line Code Violation interrupt generation, writing a "0" masks it.	R/W	0
D3	NLCDIE_n	Network Loop-Code Detection Interrupt Enable: Writing a "1" to this bit enables Network Loop-code detection interrupt generation, writing a "0" masks it.	R/W	0
D2	AISDIE_n	AIS Interrupt Enable: Writing a "1" to this bit enables Alarm Indication Signal detection interrupt generation, writing a "0" masks it.	R/W	0
D1	RLOSIE_n	Receive Loss of Signal Interrupt Enable: Writing a "1" to this bit enables Loss of Receive Signal interrupt generation, writing a "0" masks it.	R/W	0
D0	QRPDIE_n	QRSS Pattern Detection Interrupt Enable: Writing a "1" to this bit enables QRSS pattern detection interrupt generation, writing a "0" masks it.	R/W	0



TABLE 24: MICROPROCESSOR REGISTER #5, BIT DESCRIPTION

REGISTER ADDRESS 0000101 0010101 0100101 0110101 Bit #	CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 NAME	Function	REGISTER TYPE	RESET VALUE
D7	Reserved		RO	0
D6	DMO_n	Driver Monitor Output: This bit is set to a "1" to indicate transmit driver failure is detected. The value of this bit is based on the current status of DMO for the corresponding channel. If the DMOIE bit is enabled, any transition on this bit will generate an Interrupt.	RO	0
D5	FLS_n	FiFO Limit Status: This bit is set to a "1" to indicate that the jitter attenuator read/write FIFO pointers are within +/- 3 bits. If the FLSIE bit is enabled, any transition on this bit will generate an Interrupt.	RO	0
D4	LCV_n	Line Code Violation: This bit is set to a "1" to indicate that the receiver of channel n is currently detecting a Line Code Violation or an excessive number of zeros in the B8ZS or HDB3 modes. If the LCVIE bit is enabled, any transition on this bit will generate an Interrupt.	RO	0



REV. 1.0.0

TABLE 24: MICROPROCESSOR REGISTER #5, BIT DESCRIPTION

D3	NLCD_n	Network Loop-Code Detection:	RO	0
		This bit operates differently in the Manual or the Automatic		
		Network Loop-Code detection modes.		
		In the Manual Loop-Code detection mode, (NLCDE1 = "0"		
		and NLCDE0 = "1" or NLCDE1 = "1" and NLCDE0 = "0") this		
		bit gets set to "1" as soon as the Loop-Up ("00001") or Loop-		
		Down ("001") code is detected in the receive data for longer		
		than 5 seconds. The NLCD bit stays in the "1" state for as long		
		as the chip detects the presence of the Loop-code in the		
		receive data and it is reset to "0" as soon as it stops receiving		
		it. In this mode, if the NLCD interrupt is enabled, the chip will		
		initiate an interrupt on every transition of the NLCD.		
		When the Automatic Loop-code detection mode, (NLCDE1 = "1" and NLCDE0 = "1") is initiated, the state of the NLCD interface bit is reset to "0" and the chip is programmed to monitor the receive input data for the Leap Lip and This bit is not		
		itor the receive input data for the Loop-Up code. This bit is set to a "1" to indicate that the Network Loop Code is detected for more than 5 seconds. Simultaneously the Remote Loop-Back		
		condition is automatically activated and the chip is programmed to monitor the receive data for the Network Loop		
		Down code. The NLCD bit stays in the "1" state for as long as the Remote Loop-Back condition is in effect even if the chip		
		stops receiving the Loop-Up code. Remote Loop-Back is		
		removed if the chip detects the "001" pattern for longer than 5		
		seconds in the receive data. Detecting the "001" pattern also		
		results in resetting the NLCD interface bit and initiating an interrupt provided the NLCD interrupt enable bit is active.		
		When programmed in Automatic detection mode, the		
		NLCD interface bit stays "High" for the entire time the Remote		
		Loop-Back is active and initiate an interrupt anytime the status		
		of the NLCD bit changes. In this mode, the Host can monitor the state of the NLCD bit to determine if the Remote Loop-		
		Back is activated.		
_				
D2	AISD_n	Alarm Indication Signal Detect: This bit is set to a "1" to indicate All Ones Signal is detected by the receiver. The value of this bit is based on the current status of Alarm Indication Signal detector of channel n. If the AISDIE bit is enabled, any transition on this bit will generate an Interrupt.	RO	0
D1	RLOS_n	Receive Loss of Signal: This bit is set to a "1" to indicate that	RO	0
		the receive input signal is lost. The value of this bit is based on		
		the current status of the receive input signal of channel n. If the RLOSIE bit is enabled, any transition on this bit will generate		
		an Interrupt.		
D0	QRPD_n	Quasi-random Pattern Detection: This bit is set to a "1" to	RO	0
		indicate the receiver is currently in synchronization with QRSS		
		pattern. The value of this bit is based on the current status of		
		Quasi-random pattern detector of channel n. If the QRPDIE bit		
		is enabled, any transition on this bit will generate an Interrupt.		



TABLE 25: MICROPROCESSOR REGISTER #6, BIT DESCRIPTION

REGISTER ADDRESS 0000110 0010110 0100110 0110110	CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 NAME	Function	REGISTER TYPE	RESET VALUE
D7	Reserved		RO	0
D6	DMOIS_n	Driver Monitor Output Interrupt Status: This bit is set to a "1" every time the DMO status has changed since last read. Note: This bit is reset upon read.	RUR	0
D5	FLSIS_n	FIFO Limit Interrupt Status: This bit is set to a "1" every time when FIFO Limit (Read/Write pointer with +/- 3 bits apart) status has changed since last read. Note: This bit is reset upon read.	RUR	0
D4	LCVIS_n	Line Code Violation Interrupt Status: This bit is set to a "1" every time when LCV status has changed since last read. Note: This bit is reset upon read.	RUR	0
D3	NLCDIS_n	Network Loop-Code Detection Interrupt Status: This bit is set to a "1" every time when NLCD status has changed since last read. Note: This bit is reset upon read.	RUR	0
D2	AISDIS_n	AlS Detection Interrupt Status: This bit is set to a "1" every time when AISD status has changed since last read. Note: This bit is reset upon read.	RUR	0
D1	RLOSIS_n	Receive Loss of Signal Interrupt Status: This bit is set to a "1" every time RLOS status has changed since last read. Note: This bit is reset upon read.	RUR	0
D0	QRPDIS_n	Quasi-Random Pattern Detection Interrupt Status: This bit is set to a "1" every time when QRPD status has changed since last read. Note: This bit is reset upon read.	RUR	0



X EXAR

REGISTER ADDRESS 0000111 0010111 0100111 0110111 Bit #	CHANNEL_n CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 NAME	Function	REGISTER TYPE	RESET VALUE
D7	Reserved		RO	0
D6	Reserved		RO	0
D5	CLOS5_n	Cable Loss bit 5: CLOS[5:0]_n are the six bit receive selective equalizer setting which is also a binary word that represents the cable attenuation indication within ±1dB. CLOS5_n is the most significant bit (MSB) and CLOS0_n is the least significant bit (LSB).	RO	0
D4	CLOS4_n	Cable Loss bit 4: See description of D5 for function of this bit.	RO	0
D3	CLOS3_n	Cable Loss bit 3: See description of D5 for function of this bit.	RO	0
D2	CLOS2_n	Cable Loss bit 2: See description of D5 for function of this bit.	RO	0
D1	CLOS1_n	Cable Loss bit 1: See description of D5 for function of this bit.	RO	0
D0	CLOS0_n	Cable Loss bit 0: See description of D5 for function of this bit.	RO	0



TABLE 27: MICROPROCESSOR REGISTER #8, BIT DESCRIPTION

REGISTER ADDRESS 0001000 0011000 0101000 0111000	CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3	Function	Register Type	RESET VALUE
Віт #	NAME			
D7	Reserved		R/W	0
D6-D0	B6S1_n - B0S1_n	Arbitrary Transmit Pulse Shape, Segment 1:The shape of each channel's transmitted pulse can be made independently user programmable by selecting "Arbitrary Pulse" mode in Table 5. The arbitrary pulse is divided into eight time segments whose combined duration is equal to one period of MCLK. This 7 bit number represents the amplitude of the nth channel's arbitrary pulse during the first time segment. B6S1_n-B0S1_n is in signed magnitude format with B6S1_n as the sign bit and B0S1_n as the least significant bit (LSB).	R/W	0

TABLE 28: MICROPROCESSOR REGISTER #9, BIT DESCRIPTION

REGISTER ADDRESS 0001001 0011001 0101001 0111001 Bit #	CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 NAME	Function	REGISTER TYPE	RESET VALUE
D7	Reserved		R/W	0
D6-D0	B6S2_n - B0S2_n	Arbitrary Transmit Pulse Shape, Segment 2 The shape of each channel's transmitted pulse can be made independently user programmable by selecting "Arbitrary Pulse" mode in Table 5. The arbitrary pulse is divided into eight time segments whose combined duration is equal to one period of MCLK. This 7 bit number represents the amplitude of the nth channel's arbitrary pulse during the second time segment. B6S2_n-B0S2_n is in signed magnitude format with B6S2_n as the sign bit and B0S2_n as the least significant bit (LSB).	R/W	0

TABLE 29: MICROPROCESSOR REGISTER #10, BIT DESCRIPTION

REGISTER ADDRESS 0001010 0011010 0101010 0111010 BIT #	CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 NAME	FUNCTION	REGISTER TYPE	RESET VALUE
D7	Reserved		R/W	0
D6-D0	B6S3_n - B0S3_n	Arbitrary Transmit Pulse Shape, Segment 3 The shape of each channel's transmitted pulse can be made independently user programmable by selecting "Arbitrary Pulse" mode in Table 5. The arbitrary pulse is divided into eight time segments whose combined duration is equal to one period of MCLK. This 7 bit number represents the amplitude of the nth channel's arbitrary pulse during the third time segment. B6S3_n-B0S3_n is in signed magnitude format with B6S3_n as the sign bit and B0S3_n as the least significant bit (LSB).	R/W	0

TABLE 30: MICROPROCESSOR REGISTER #11, BIT DESCRIPTION

REGISTER ADDRESS 0001011 0011011 0101011 0111011 BIT #	CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 NAME	FUNCTION	Register Type	RESET VALUE
D7	Reserved		R/W	0
D6-D0	B6S4_n - B0S4_n	Arbitrary Transmit Pulse Shape, Segment 4 The shape of each channel's transmitted pulse can be made independently user programmable by selecting "Arbitrary Pulse" mode in Table 5. The arbitrary pulse is divided into eight time segments whose combined duration is equal to one period of MCLK. This 7 bit number represents the amplitude of the nth channel's arbitrary pulse during the fourth time segment. B6S4_n-B0S4_n is in signed magnitude format with B6S4_n as the sign bit and B0S4_n as the least significant bit (LSB).	R/W	0



TABLE 31: MICROPROCESSOR REGISTER #12, BIT DESCRIPTION

REGISTER ADDRESS 0001100 0011100 0101100 0111100 Bit #	CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 NAME	Function	REGISTER TYPE	RESET VALUE
D7	Reserved		R/W	0
D6-D0	B6S5_n - B0S5_n	Arbitrary Transmit Pulse Shape, Segment 5 The shape of each channel's transmitted pulse can be made independently user programmable by selecting "Arbitrary Pulse" mode in Table 5. The arbitrary pulse is divided into eight time segments whose combined duration is equal to one period of MCLK. This 7 bit number represents the amplitude of the nth channel's arbitrary pulse during the fifth time segment. B6S5_n-B0S5_n is in signed magnitude format with B6S5_n as the sign bit and B0S5_n as the least significant bit (LSB).	R/W	0

TABLE 32: MICROPROCESSOR REGISTER #13, BIT DESCRIPTION

REGISTER ADDRESS 0001101 0011101 0101101 0111101 Bit #	CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 NAME	Function	Register Type	RESET VALUE
D7	Reserved		R/W	0
D6-D0	B6S6_n - B0S6_n	Arbitrary Transmit Pulse Shape, Segment 6 The shape of each channel's transmitted pulse can be made independently user programmable by selecting "Arbitrary Pulse" mode in Table 5. The arbitrary pulse is divided into eight time segments whose combined duration is equal to one period of MCLK. This 7 bit number represents the amplitude of the nth channel's arbitrary pulse during the sixth time segment. B6S6_n-B0S6_n is in signed magnitude format with B6S6_n as the sign bit and B0S6_n as the least significant bit (LSB).	R/W	0

TABLE 33: MICROPROCESSOR REGISTER #14, BIT DESCRIPTION

REGISTER ADDRESS 0001110 0011110 0101110 0111110 BIT #	CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 NAME	FUNCTION	REGISTER TYPE	RESET VALUE
D7	Reserved		R/W	0
D6-D0	B6S7_n - B0S7_n	Arbitrary Transmit Pulse Shape, Segment 7 The shape of each channel's transmitted pulse can be made independently user programmable by selecting "Arbitrary Pulse" mode in Table 5. The arbitrary pulse is divided into eight time segments whose combined duration is equal to one period of MCLK. This 7 bit number represents the amplitude of the nth channel's arbitrary pulse during the seventh time segment. B6S7_n-B0S7_n is in signed magnitude format with B6S7_n as the sign bit and B0S7_n as the least significant bit (LSB).	R/W	0

TABLE 34: MICROPROCESSOR REGISTER #15, BIT DESCRIPTION

REGISTER ADDRESS 0001111 0011111 0101111 0111111 BIT #	CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 NAME	FUNCTION	REGISTER TYPE	RESET VALUE
D7	Reserved		R/W	0
D6-D0	B6S8_n - B0S8_n	Arbitrary Transmit Pulse Shape, Segment 8 The shape of each channel's transmitted pulse can be made independently user programmable by selecting "Arbitrary Pulse" mode in Table 5. The arbitrary pulse is divided into eight time segments whose combined duration is equal to one period of MCLK. This 7 bit number represents the amplitude of the nth channel's arbitrary pulse during the eighth time segment. B6S8_n-B0S8_n is in signed magnitude format with B6S8_n as the sign bit and B0S8_n as the least significant bit (LSB).	R/W	0




TABLE 35: MICROPROCESSOR REGISTER #64, BIT DESCRIPTION

REGISTER ADDRESS 1000000	Name	Function	REGISTER TYPE	RESET VALUE
Віт #				
D7	SR/DR	Single-rail/Dual-rail Select: Writing a "1" to this bit configures all 8 channels in the XRT83SL34 to operate in the Single-rail mode. Writing a "0" configures the XRT83SL34 to operate in Dual-rail mode.	R/W	0
D6	ATAOS	Automatic Transmit All Ones Upon RLOS: Writing a "1" to this bit enables the automatic transmission of All "Ones" data to the line for the channel that detects an RLOS condition. Writing a "0" disables this feature.	R/W	0
D5	RCLKE	Receive Clock Edge: Writing a "1" to this bit selects receive output data of all channels to be updated on the negative edge of RCLK. Wring a "0" selects data to be updated on the positive edge of RCLK.	R/W	0
D4	TCLKE	Transmit Clock Edge: Writing a "0" to this bit selects transmit data at TPOS_n/TDATA_n and TNEG_n/CODES_n of all channels to be sampled on the falling edge of TCLK_n. Writing a "1" selects the rising edge of the TCLK_n for sampling.	R/W	0
D3	DATAP	DATA Polarity: Writing a "0" to this bit selects transmit input and receive output data of all channels to be active "High". Writing a "1" selects an active "Low" state.	R/W	0
D2	Reserved			0
D1	GIE	Global Interrupt Enable: Writing a "1" to this bit globally enables interrupt generation for all channels. Writing a "0" disables interrupt generation.		0
D0	SRESET	Software Reset μ P Registers: Writing a "1" to this bit longer than 10μs initiates a device reset through the microprocessor interface. All internal circuits are placed in the reset state with this bit set to a "1" except the microprocessor register bits.	R/W	0



The input clock source is used to generate all the necessary clock references internally to the LIU. The microprocessor timing is derived from a PLL output which is chosen by programming the Clock Select Bits and the Master Clock Rate in register 0x41h. Therefore, if the clock selection bits or the MCLRATE bit are being programmed, the frequency of the PLL output will be adjusted accordingly. During this adjustment, it is important to "Not" write to any other bit location within the same register while selecting the input/output clock frequency. For best results, when bits D[6:3] are being changed, the other bits D[7] and D[2:0] as shown in Figure 23. should retain their previous values.

FIGURE 23. REGISTER 0x81H SUB REGISTERS



Programming Examples:

Example 1: Changing bits D[6:3]

If bits D[6:3] are the only values within the register that will change in a WRITE process, the microprocessor only needs to initiate ONE write operation.

Example 2: Changing bits D[7] and D[2:0]

If bits D[7] and D[2:0] are the only values within the register that will change in a WRITE process, the microprocessor only needs to initiate ONE write operation.

Example 3: Changing bits within D[6:3] and the other bits

In this scenario, one must initiate TWO write operations such that bits D[6:3] and the other bits do not change within ONE write cycle. It is recommended that bits D[6:0] and the other bits be treated as two independent sub-registers. One can either change the clock selection bits and then change bits D[7] and D[2:0] on the SECOND write, or vice-versa. No order or sequence is necessary.



TABLE 36: MICROPROCESSOR REGISTER #65, BIT DESCRIPTION

REGISTER ADDRESS 1000001 Bit #	NAME				Functi	ON			REGISTER TYPE	RESET VALUE
D7	E1arben	This bit shaping If this b Arbitrar trolled 0xnF, w "0" = Di	itrary Pu is used the tran it is set t y Mode. by progr here n is sabled (I bitrary P		0					
D6	CLKSEL2	In Host ble freq ter clock	mode, C uency sy	CLKSEL[2 nthesize n externa	2:0] are ii r that car	nput sign n be used	rnthesizer als to a pro d to genera ource acco	ogramma- ate a mas-	R/W	0
		MCLKE1	MCLKT1 kHz	CLKSEL2	CLKSEL1	CLKSEL0	MCLKRATE	CLKOUT/ kHz		
		2048	2048	0	0	0	0	2048		
		2048	2048	0	0	0	1	1544		
		2048	1544	0	0	0	0	2048		
		1544	1544	0	0	1	1	1544		
		1544	1544	0	0	1	0	2048		
		2048	1544	0	0	1	1	1544		
		8	Х	0	1	0	0	2048		
		8	Х	0	1	0	1	1544		
		16	Х	0	1	1	0	2048		
		16	X	0	1	1	1	1544		
		56 56	X	1	0	0	0	2048 1544		
		64	X	1	0	1	0	2048		
		64	Х	1	0	1	1	1544		
		128	х	1	1	0	0	2048		
		128	х	1	1	0	1	1544		
		256	х	1	1	1	0	2048		
		256	х	1	1	1	1	1544		
D5	CLKSEL1	the mas Hardwa	ster frequ ire pins.	iency PL	L is conti	olled by	als are igr	ponding	R/W	0
55	OLNOLLI		Clock Select inputs for Master Clock Synthesizer bit 1: See description of bit D6 for function of this bit.							J
D4	CLKSEL0					Clock Sy tion of thi	nthesizer is bit.	bit 0:	R/W	0

XRT83SL34 QUAD T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

REV. 1.0.0

TABLE 36: MICROPROCESSOR REGISTER #65, BIT DESCRIPTION

D3	MCLKRATE	Master clock Rate Select: The state of this bit programs the Master Clock Synthesizer to generate the T1/J1 or E1 clock. The Master Clock Synthesizer will generate the E1 clock when MCLKRATE = "0", and the T1/J1 clock when MCLKRATE = "1".	R/W	0
D2	RXMUTE	Receive Output Mute: Writing a "1" to this bit, mutes receive outputs at RPOS/RDATA and RNEG/LCV pins to a "0" state for any channel that detects an RLOS condition. Note: RCLK is not muted.	R/W	0
D1	EXLOS	Extended LOS: Writing a "1" to this bit extends the number of zeros at the receive input of each channel before RLOS is declared to 4096 bits. Writing a "0" reverts to the normal mode (175+75 bits for T1 and 32 bits for E1).	R/W	0
D0	ICT	In-Circuit-Testing: Writing a "1" to this bit configures all the output pins of the chip in high impedance mode for In-Circuit-Testing. Setting the ICT bit to "1" is equivalent to connecting the Hardware ICT pin 88 to ground.	R/W	0

TABLE 37: MICROPROCESSOR REGISTER #66, BIT DESCRIPTION

REGISTER ADDRESS 1000010 Bit #	NAME			REGISTER TYPE	RESET VALUE		
D7	GAUGE1	This b	Sauge Select it together wit own in the tab	h bit D6 are u	sed to select wire gauge siz	R/W	0
			GAUGE1	GAUGE0	Wire Size		
			0	0	22 and 24 Gauge		
			0	1	22 Gauge		
			1	0	24 Gauge		
			1	1	26 Gauge		
D6	GAUGE0	Wire (Gauge Select	or Bit 0:		R/W	0
D5	TXONCNTL	In Hos Transr pins.	mit On Contr st mode, settin mit On/Off fun This provide application.		0		
D4	TERCNTL	In Hos	EL to the RX1	ng this bit to " 「SEL Hardwa	1" transfers the control of t re control pin. Off capability for redundar		0



TABLE 37: MICROPROCESSOR REGISTER #66, BIT DESCRIPTION

D3	SL_1		Slicer Level Control bit 1: This bit and bit D2 control the slicing level for the slicer per the following table.					0
			SL_1	SL_0	Slicer Mod	de		
			0	0	Normal			
			0	1	Decrease by 5% fro	m Normal		
			1	0	Increase by 5% from	m Normal		
			1	1	Normal			
D2	SL_0	Slice	er Level Co	ontrol bit 0:	See description bit D3	3.	R/W	0
D1	EQG_1				: 1: This bit together w lizer as shown in the t		R/W	0
			EQG_1	EQG_	0 Equalizer G	Sain		
			0	0	Normal			
			0	1	Reduce Gain by	/ 1 dB		
			1	0	Reduce Gain by	/ 3 dB		
			1	1	Normal			
D0	EQG_0	Equ	alizer Gain	R/W	0			



ELECTRICAL CHARACTERISTICS

TABLE 38: ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to + 150°C
Operating Temperature40°C to + 85°C
Supply Voltage0.5V to + 3.8V
V _{In} 0.5V to + 5.5V

TABLE 39: DC DIGITAL INPUT AND OUTPUT ELECTRICAL CHARACTERISTICS

VDD=3.3V±5%, T _A =25°C, UNLESS OTHERWISE SPECIFIED										
PARAMETER	SYMBOL	Min.	TYP.	MAX.	Units					
Power Supply Voltage	VDD	3.13	3.3	3.46	V					
Input High Voltage	V _{IH}	2.0	-	5.0	V					
Input Low Voltage	V _{IL}	-0.5	-	0.8	V					
Output High Voltage @ IOH = 2.0mA	V _{OH}	2.4	-	-	V					
Output Low Voltage @IOL = 2mA.	V _{OL}	-	-	0.4	V					
Input Leakage Current (except Input pins with Pull-up or Pull- down resistor).	IL	-	-	±10	μА					
Input Capacitance	C _I	-	5.0	-	pF					
Output Load Capacitance	C _L	-	-	25	pF					

TABLE 40: XRT83SL34 POWER CONSUMPTION

	VDD=3.3V±5%, T _A =25°C, unless otherwise specified												
Mode	SUPPLY	IMPEDANCE	TERMINATION	TRANSFO	RMER RATIO	TYP.	Max.	Unit	TEST				
MODE	VOLTAGE	IIII EDAITOE	RESISTOR	RECEIVER	TRANSMITTER	••••	III oci		Conditions				
E1	3.3V	75Ω	Internal	1:1	1:2	925	1100	mW	100% "1's"				
E1	3.3V	120Ω	Internal	1:1	1:2	890	1025	mW	100% "1's"				
T1	3.3V	100Ω	Internal	1:1	1:2	980	1150	mW	100% "1's"				
	3.3V		External			230	265	mW	All transmitters off				



TABLE 41: E1 RECEIVER ELECTRICAL CHARACTERISTICS

VDD=3.3V±5%, T _A = -40° TO 85°C, UNLESS OTHERWISE SPECIFIED					
PARAMETER	Min.	TYP.	Max.	Unit	TEST CONDITIONS
Receiver loss of signal:					Cable attenuation @1024kHz
Number of consecutive zeros before RLOS is set	10	175	255		
Input signal level at RLOS	15	20		dB	ITU-G.775, ETSI 300 233
RLOS De-asserted	12.5			dB	
Receiver Sensitivity (Short Haul with cable loss)	11			dB	With nominal pulse amplitude of 3.0V for 120 Ω and 2.37V for 75 Ω application. With -18dB interference signal added.
Input Impedance		13		kΩ	
Input Jitter Tolerance: 1 Hz 10kHz-100kHz	37 0.2			Ulpp Ulpp	ITU G.823
Recovered Clock Jitter Transfer Corner Frequency Peaking Amplitude	-	36	-0.5	kHz dB	ITU G.736
Jitter Attenuator Corner Frequency (-3dB curve) (JABW=0) (JABW=1)	-	10 1.5	-	Hz Hz	ITU G.736
Return Loss: 51kHz - 102kHz 102kHz - 2048kHz 2048kHz - 3072kHz	14 20 16	-	-	dB dB dB	ITU-G.703

TABLE 42: T1 RECEIVER ELECTRICAL CHARACTERISTICS

VDD=3.3V±5%, T _A =-40° to 85°C, unless otherwise specified					
PARAMETER	Min.	TYP.	Max.	Unit	TEST CONDITIONS
Receiver loss of signal:					
Number of consecutive zeros before RLOS is set	100	175	250		
Input signal level at RLOS	15	20	-	dB	Cable attenuation @772kHz
RLOS Clear	12.5	-	-	% ones	ITU-G.775, ETSI 300 233
Receiver Sensitivity (Short Haul with cable loss)	12	-		dB	With nominal pulse amplitude of 3.0V for 100Ω termination
Receiver Sensitivity (Long Haul with cable loss) Normal Extended	0 0	-	36 45	dB dB	With nominal pulse amplitude of 3.0V for 100Ω termination
Input Impedance		13	-	kΩ	
Jitter Tolerance: 1Hz 10kHz - 100kHz	138 0.4	-	-	Ulpp	AT&T Pub 62411
Recovered Clock Jitter Transfer Corner Frequency Peaking Amplitude	-	9.8	- 0.1	KHz dB	TR-TSY-000499
Jitter Attenuator Corner Frequency (-3dB curve)	-	6		-Hz	AT&T Pub 62411
Return Loss: 51kHz - 102kHz 102kHz - 2048kHz 2048kHz - 3072kHz	- - -	20 25 25	- - -	dB dB dB	

TABLE 43: E1 TRANSMIT RETURN LOSS REQUIREMENT

FREQUENCY	RETURN LOSS				
INEQUENCT	G.703/CH-PTT	ETS 300166			
51-102kHz	8dB	6dB			
102-2048kHz	14dB	8dB			
2048-3072kHz	10dB	8dB			



TABLE 44: E1 TRANSMITTER ELECTRICAL CHARACTERISTICS

VDD=3.3V±5%, T _A =-40° TO 85°C, UNLESS OTHERWISE SPECIFIED					
PARAMETER	MIN.	TYP.	Max.	Unit	TEST CONDITIONS
AMI Output Pulse Amplitude:					Transformer with 1:2 ratio and 9.1Ω
75 Ω Application	2.185	2.37	2.555	V	resistor in series with each end of pri-
120 Ω Application	2.76	3.00	3.24	V	mary.
Output Pulse Width	224	244	264	ns	
Output Pulse Width Ratio	0.95	-	1.05	-	ITU-G.703
Output Pulse Amplitude Ratio	0.95	-	1.05	-	ITU-G.703
Jitter Added by the Transmitter Output	-	0.025	0.05	Ulpp	Broad Band with jitter free TCLK applied to the input.
Output Return Loss:					
51kHz -102kHz	8	-	-	dB	ETSI 300 166, CHPTT
102kHz-2048kHz	14	-	-	dB	
2048kHz-3072kHz	10	-	-	dB	

TABLE 45: T1 TRANSMITTER ELECTRICAL CHARACTERISTICS

VDD=3.3V±5%, T _A =-40° TO 85°C, UNLESS OTHERWISE SPECIFIED					
PARAMETER	TEST CONDITIONS				
AMI Output Pulse Amplitude:	2.5	3.0	3.5	V	Use transformer with 1:2.45 ratio and measured at DSX-1
Output Pulse Width	338	350	362	ns	ANSI T1.102
Output Pulse Width Imbalance	-	-	20	-	ANSI T1.102
Output Pulse Amplitude Imbalance	-	-	<u>+</u> 200	mV	ANSI T1.102
Jitter Added by the Transmitter Output	-	0.025	0.05	Ulpp	Broad Band with jitter free TCLK applied to the input.
Output Return Loss: 51kHz -102kHz 102kHz-2048kHz 2048kHz-3072kHz		15 15 15	- - -	dB dB dB	




FIGURE 24. ITU G.703 PULSE TEMPLATE

TABLE 46: TRANSMIT PULSE MASK SPECIFICATION

Test Load Impedance	75Ω Resistive (Coax)	120 Ω Resistive (twisted Pair)
Nominal Peak Voltage of a Mark	2.37V	3.0V
Peak voltage of a Space (no Mark)	0 <u>+</u> 0.237V	0 <u>+</u> 0.3V
Nominal Pulse width	244ns	244ns
Ratio of Positive and Negative Pulses Imbalance	0.95 to 1.05	0.95 to 1.05



FIGURE 25. DSX-1 PULSE TEMPLATE (NORMALIZED AMPLITUDE)




TABLE 47: DSX1 INTERFACE ISOLATED PULSE MASK AND CORNER POINTS

	MINIMUM CURVE	N	MAXIMUM CURVE
TIME (UI)	NORMALIZED AMPLITUDE	TIME (UI)	NORMALIZED AMPLITUDE
-0.77	05V	-0.77	.05V
-0.23	05V	-0.39	.05V
-0.23	0.5V	-0.27	.8V
-0.15	0.95V	-0.27	1.15V
0.0	0.95V	-0.12	1.15V
0.15	0.9V	0.0	1.05V
0.23	0.5V	0.27	1.05V
0.23	-0.45V	0.35	-0.07V
0.46	-0.45V	0.93	0.05V
0.66	-0.2V	1.16	0.05V
0.93	-0.05V		
1.16	-0.05V		

TABLE 48: AC ELECTRICAL CHARACTERISTICS

VDD=3.3V±5%, TA=25°C, UNLESS OTHERWISE SPECIFIED					
PARAMETER	SYMBOL	MIN.	TYP.	Max.	Units
E1 MCLK Clock Frequency		-	2.048		MHz
T1 MCLK Clock Frequency		-	1.544		MHz
MCLK Clock Duty Cycle		40	-	60	%
MCLK Clock Tolerance		-	±50	-	ppm
TCLK Duty Cycle	T _{CDU}	30	50	70	%
Transmit Data Setup Time	T _{SU}	50	-	-	ns
Transmit Data Hold Time	T _{HO}	30	-	-	ns
TCLK Rise Time(10%/90%)	TCLK _R	-	-	40	ns
TCLK Fall Time(90%/10%)	TCLK _F	-	-	40	ns
RCLK Duty Cycle	R _{CDU}	45	50	55	%
Receive Data Setup Time	R _{SU}	150	-	-	ns
Receive Data Hold Time	R _{HO}	150	-	-	ns
RCLK to Data Delay	RDY	-	-	40	ns
RCLK Rise Time(10% to 90%) with 25pF Loading.	RCLK _R	-	-	40	ns
RCLK Fall Time(90% to 10%) with 25pF Loading.	RCLK _F			40	ns

FIGURE 26. TRANSMIT CLOCK AND INPUT DATA TIMING







FIGURE 27. RECEIVE CLOCK AND OUTPUT DATA TIMING




MICROPROCESSOR INTERFACE I/O TIMING

INTEL INTERFACE TIMING - ASYNCHRONOUS

The signals used for the Intel microprocessor interface are: Address Latch Enable (ALE), Read Enable ($\overline{\text{RD}}$), Write Enable (WR), Chip Select (CS), Address and Data bits. The microprocessor interface uses minimum external glue logic and is compatible with the timings of the 8051 or 80C188 with an 8-16 MHz clock frequency, and with the timings of x86 or i960 family or microprocessors. The interface timing shown in Figure 28 and Figure 30 is described in Table 49.

FIGURE 28. INTEL ASYNCHRONOUS PROGRAMMED I/O INTERFACE TIMING





REV. 1.0.0

TABLE 49: ASYNCHRONOUS MODE 1 - INTEL 8051 AND 80188 INTERFACE TIMING

SYMBOL	PARAMETER	Min	MAX	Units	
t ₀	Valid Address to CS Falling Edge	0	-	ns	
t ₁	CS Falling Edge to RD Assert	65	-	ns	
t ₂	RD Assert to RDY Assert	-	50	ns	
NA	RD Pulse Width (t2)	50	-	ns	
t ₃	CS Falling Edge to WR Assert	65	-	ns	
t ₄	WR Assert to RDY Assert	-	50	ns	
NA	WR Pulse Width (t2)	50	-	ns	
t ₅	CS Falling Edge to AS Falling Edge	0	-	ns	
Reset pulse width	Reset pulse width - both Motorola and Intel Operations (see Figure 30)				
t ₉	Reset pulse width	30			

X EXAR

MOTOROLA ASYCHRONOUS INTERFACE TIMING

The signals used in the Motorola microprocessor interface mode are: Address Strobe (AS), Data Strobe (\overline{DS}), Read/Write Enable (R/W), Chip Select (\overline{CS}), Address and Data bits. The interface is compatible with the timing of a Motorola 68000 microprocessor family with up to 16.67 MHz clock frequency. The interface timing is shown in Figure 29 and Figure 30. The I/O specifications are shown in Table 50.

FIGURE 29. MOTOROLA 68K ASYNCHRONOUS PROGRAMMED I/O INTERFACE TIMING





TABLE 50: ASYNCHRONOUS - MOTOROLA 68K - INTERFACE TIMING SPECIFICATION

SYMBOL	PARAMETER	Min	Max	Units
t ₀	Valid Address to CS Falling Edge	0	-	ns
t ₁	CS Falling Edge to DS Assert	65	-	ns
t ₂	DS Assert to DTACK Assert	-	50	ns
NA	DS Pulse Width (t2)	50	-	ns
t ₃	CS Falling Edge to AS Falling Edge	0	-	ns
Reset pulse width - both Motorola and Intel Operations (see Figure 30)				
t ₉	Reset pulse width	30		

FIGURE 30. MICROPROCESSOR INTERFACE TIMING - RESET PULSE WIDTH






XY EXAR

PART NUMBER	PACKAGE	OPERATING TEMPERATURE RANGE
XRT83SL34IV	128 Pin TQFP(14x20x1.4mm)	-40°C to +85°C

PACKAGE DIMENSIONS - 14X20 MM, 128 PIN PACKAGE



REVISIONS

Rev#	DESCRIPTION
P1.0.0	Initial Issue.
P1.0.1	Revised definitions for bits D6-Do of tables 27 thru 34. Removed reference to long-haul.
P1.0.2	Modified formatting of data sheet and made various edits to text.
P1.0.3	Corrected Microprocessor Interface timing diagrams and data.
P1.0.4	Definition of TXON_n pin changed. RXON_n bit included in the register maps. Table 4, EQC4 and EQC3 changed. RX transformer changed from 2:1 to 1:1. Removed references to 1:2.42 transformer ratio. Added detailed explanation of LOS operation. Added description of arbitrary pulse. Added description of the operation of the TRATIO bit. Included Device ID. Added description of Gap Clock Support.
P1.0.5	Minor edits to block diagram, changed issue date to January, corrected register 67 in table 18, corrected table 37.
P1.0.6	Swapped the function of μ PTS1 and μ PTS2. Replaced μ Processor timing diagrams and timing information, (Figures 27 and 28 Tables 49 and 50).
P1.0.7	Updated the Power Consumption numbers.
P1.0.8	Added the New E1 Arbitrary Pulse Feature. Added descriptions to the global registers.
1.0.0	Final Release.

NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2004 EXAR Corporation

Datasheet May 2004.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.