NO.84-12

T.51.09.16

YM3014

Serial Input Floating D/A Converter (DAC-SS)

OUTLINE


YM3014: DAC-SS (hereinafter referred to as DAC) is a floating D/A converter with serial input for single channel. It can generate analog output (dynamic range 16 bits) having 10-bit mantissa section and 3-bit exponent section on the basis of input digital signal.

FEATURES


- An external buffer operational amplifier is provided to obtain analog output easily.
- A wide dynamic range with 16 bits.
- Sample holding circuit is unnecessary.
- It is possible to reduce noise and the distortion rate of high harmonic and to obtain good temperature characteristics.
- It is produced by the monolithic process with high precision thin film resistance and CMOS and contained in a 8 pin plastic DIL package.

SPE D

■ TERMINAL DIAGRAM



■ BLOCK DIAGRAM



SPE D

DESCRIPTION OF TERMINAL FUNCIOTNS

PIN NO.	SYMBOL NAME	FUNCTIONS
1	VDD	Reference power sourch on the high potential side.
2	To BUFF	Analog output from DAC is input into a buffer operational amplifier.
3	LOAD	Generates in ternal signal to latch the serial data by use of trailing edge.
4	SD	Serial input of the converted digital siganl.
5	CLOCK	Clock $(\phi 1)$ to operate the shift register and timing generator.
6	Vss	Power source on the low potential side (GND).
7	RB	High precision 1/2 VDD voltage generated inside of the unit is obtained at this terminal. It is added to 8 pin through the buffer operational amplifier.
8	MP	Exponential analog value is obtained by S signal with reference to potential given to MP. Normally it is biased to 1/2VDD.

DESCRIPTION OF FUNCTIONS

1. Relationship between Digital Input Data and Analog Output Voltage

To perform one conversion at 16-bit time by YM3014, the first 3-bit data among the 16-bit serial data is processed as invalid data in the DAC. The next 10 bit data (Do through Do) is input into the 10-bit DAC section as the MSB data from the LSB to constitute the mantissa section of analog output. The remaining 3-bit data (S_0 through S_2) is input into the 2^{-N} analog shift section to constitute the exponent section of analog output.

For example, when the basic circuit is used, output voltage is as follows.

Vour =
$$1/2$$
 VDD + $1/4$ VDD (-1 + D₉ + D₈ 2⁻¹ + · · · · D₀ 2⁻⁹ + 2⁻¹⁰)2^{-N}

$$N = S_2 2^2 + S_1 2^1 + S_0$$

 $S_2 = S_1 = S_0 = 0$: not allowed.

That is, it has the maximum aplitude of $\pm 1/4$ VDD and the minimum amplitude of $\pm 1/4$ VDD 2^{-16} with 1/2VDD potential in the center.

2. Operation in the DAC


Digital input data is taken into the shift register through SD terminal in synchronous with the clock rise. Latch signal is generated in the timing circuit by use of the trailing edge of LOAD. By this latch signal, the serial data of D₀ through D₉ and S₀ through S₂ is latched, which drives the 10-bit DAC section and the analog shift section, respectively, to start conversion.

Its analog output is obtained at the terminal "TO BUTT". It can be output through an adequate buffer operational amplifier.

3. Summary of Operation

- As shown in Fig. 3, Timing diagram, coincide the trailing edge of LOAD with the timing of the S2 rear end of the SD signal. "H" time of LOAD requires more than one bit time.
- Conversion at the bit time other than 16 bits is possible by increasing or decreasing the invalid bit number part.

■ EXAMPLE OF BASIC CIRCUIT



SPE D

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Rating

ITEM	RATING	UNIT
Supply voltage	$-0.3 \sim +15.0$	V
High level input voltage	VDD + 0.3	V
Low level input voltage	Vss - 0.3	V
Ambient operating temperature	0 ~ 70	°C
Storage temperature	 50 ~ + 125	°C

2. Recommended Operation Conditions

ITEM	SYMBOL	MIN.	STD.	MAX.	UNIT	
Supply voltage	VDD	+4.75	5.0	10.0	V	
	Vss	0	0	0	v	
Input signal voltage	CLOCK)					
	SD }	0	-	VDD	v	
	LOAD					
Ambient operation temperature	Ta	0	_	70	°C	

3. D.C. Characteristics

ITEM	SYMBOL	MEASUREMENT CONDITIONS	MIN.	STD.	MAX.	UNIT
High level input voltage	VIH	VDD= 5.0V	3.3	_	_	V
Low level input voltage	VIL	VDD= 5.0V	-	-	1.5	V
Input current	IIN	VDD= 10.0V	_	_	10-3	μA
Analog output voltage	Vout	VDD= 5.0V	_	_	2.5	Vp - p
Power current	IDD	VDD= 5.0V		_	6	mA

SPE D

4. AC Characteristics

ITEM	SYMBOL	CONDITIONS	MIN.	STD.	MAX.	UNIT
• Clock			-			
Frequency	fc		0.65	0.8	2.6	MHz
High level time	TH		180			ns
Rise time	Tr		1,-1,		50	ns
Breaking time	Tf				50	ns
• Data		SD				
Set-up time	TDS	LOAD	0		:	
Rise time	Tr				50	ns
Breaking time	Tf		*******		50	ns

5. Capacity

ITEM		SYMBOL	CONDITIONS	MIN.	STD.	MAX.	UNIT
	Input capacity	CIN		1	-	5	PF

6. DAC Characteristics

ITEM	SYMBOL	CONDITIONS	MIN.	STD.	MAX.	UNIT
Max, out put amplitude	Vout			1/2 VDD		Vpp
Resolution				16		Bit
Settling time	Ts			4		µsес
Total distortion rate of	THD1	VDD = 5V, 110Hz				
high harmonic		level 0 dB		0,05	0,2	%
_	THD6	- 36dB			0.2	%
Noise				- 92	- 80	dBm
Temperature characteristics		Out put voltage Total distortion rate of high hermonic		5		ppm/°C

7. Timind Diagram

0




Fig. 1 Data timing




Fig. 2 Input data clock timing

YM3014

YAMAHA CORP OF AMERICA/

SPE D






Fig. 3 YM3014 timing

OUTER DIMENSION DRAWING



The specifications of this product are subject to improvement changes without prior notice.



NIPPON GAKKI CO., LTD

■ Head Office

■ Osaka Office

10-1, Nakazawa-cho, Hamamatsu-shi,

Shizuoka-ken, 430

Tel. 0534-65-1111

Address inquiries to:

Electronic System Divistion

Toyooka Factory

203, Matsunokijima, Toyooka-mura,

Iwata-gun, Shizuoka-ken, 438-01

Electronic Equipment business section

Tel. 053962-3125

■ Tokyo Office 3-4, Surugadai Kanda, Chiyoda-ku,

Tokyo, 104

Ryumeikan Bldg. 4F

Tel. 03-255-4481 1-16, Shin-ashiyashimo, Suita-shi,

Osaka, 565

Tel. 06-877-7731