Hex inverter

74AHC04; 74AHCT04

FEATURES

- ESD protection: HBM EIA/JESD22-A114-A Exceeds 2000 V MM EIA/JESD22-A115-A Exceeds 200 V
- Balanced propagation delays
- Inputs accepts voltages higher than V_{CC}.
- For AHC only: operates with CMOS input levels
- For AHCT only: operates with TTL input levels.

DESCRIPTION

The 74AHC/AHCT04 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74AHC/AHCT04 provide six inverting buffers.

FUNCTION TABLE

See note 1.

INPUT nA	OUTPUT nY
L	Н
Н	L

Note

 H = HIGH voltage level; L = LOW voltage level.

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25 °C; $t_r = t_f \le 3.0$ ns.

SYMBOL	PARAMETER	CONDITIONS			UNIT
STIMBUL	PARAMETER	CONDITIONS	AHC	AHCT	UNIT
t _{PHL} /t _{PLH}	propagation delay nA to nY	C _L = 15 pF; V _{CC} = 5 V	3.0	3.0	ns
C _I	input capacitance	$V_I = V_{CC}$ or GND	4.0	4.0	рF
C _{PD}	power dissipation capacitance	C _L = 50 pF; f = 1 MHz; notes 1 and 2	13.5	13.9	pF

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz;

f_o = output frequency in MHz;

 $\sum (C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs};$

C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V.

2. The condition is $V_I = GND$ to V_{CC} .

PINNING


PIN	SYMBOL	DESCRIPTION	
1, 3, 5, 9, 11, 13	1A to 6A	data inputs	
2, 4, 6, 8, 10, 12	1Y to 6Y	data outputs	
7	GND	ground (0 V)	
14	V _{CC}	DC supply voltage	


ORDERING INFORMATION


OUTSIDE		PACKAGE						
NORTH AMERICA	NORTH AMERICA	TEMPERATURE RANGE	PINS	PACKAGE	MATERIAL	CODE		
74AHC04D	74AHC04D	–40 to +85 °C	14	so	plastic	SOT108-1		
74AHC04PW	74AHC04PW DH		14	TSSOP	plastic	SOT402-1		
74AHCT04D	74AHCT04D		14	SO	plastic	SOT108-1		
74AHCT04PW	74AHCT04PW DH		14	TSSOP	plastic	SOT402-1		


Hex inverter

74AHC04; 74AHCT04









Hex inverter

74AHC04; 74AHCT04

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS 74AHC				UNIT			
STIVIBUL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNIT
V _{CC}	DC supply voltage		2.0	5.0	5.5	4.5	5.0	5.5	٧
VI	input voltage		0	_	5.5	0	_	5.5	V
Vo	output voltage		0	_	V_{CC}	0	_	V _{CC}	٧
T _{amb}	operating ambient temperature range	see DC and AC characteristics per device	-40	+25	+85	-40	+25	+85	ç
$t_r, t_f (\Delta t/\Delta f)$	input rise and fall	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	_	_	100	_	_	_	ns/V
	times except for Schmitt-trigger inputs	V _{CC} = 5 V ±0.5 V	_	_	20	_	_	20	

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134); voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{CC}	DC supply voltage		-0.5	+7.0	٧
VI	input voltage range		-0.5	+7.0	٧
I _{IK}	DC input diode current	V _I < -0.5 V; note 1	_	-20	mA
lok	DC output diode current	$V_{\rm O} < -0.5 \text{ V or } V_{\rm O} > V_{\rm CC} + 0.5 \text{ V}; \text{ note 1}$	_	±20	mA
lo	DC output source or sink current	$-0.5V < V_O < V_{CC} + 0.5 V$	_	±25	mA
Icc	DC V _{CC} or GND current		_	±75	mA
T _{stg}	storage temperature range		-65	+150	°C
P _D	power dissipation per package	for temperature range: -40 to +85 °C; note 2	_	500	mW

Notes

- 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- 2. Above +70 °C the value of P_D derates linearly with 8 mW/K.

Hex inverter

74AHC04; 74AHCT04

DC CHARACTERISTICS

Family 74AHC

Over recommended operating conditions; voltage are referenced to GND (ground = 0 V).

		TEST CONDIT	IONS			T _{amb} (°C	;)		
SYMBOL	PARAMETER	OTHER	V 00		+25		-40 1	to +85	UNIT
		OTHER	V _{CC} (V)	MIN.	TYP.	MAX.	MIN.	MAX.	
V _{IH}	HIGH-level input		2.0	1.5	_	_	1.5	_	V
	voltage		3.0	2.1	_	-	2.1	_	
			5.5	3.85	_	-	3.85	_	
V _{IL}	LOW-level input voltage		2.0	_	_	0.5	_	0.5	V
			3.0	_	_	0.9	_	0.9	
			5.5	_	_	1.65	_	1.65	
V _{OH}	HIGH-level output	$V_I = V_{IH}$ or V_{IL} ;	2.0	1.9	2.0	Ī-	1.9	_	V
	voltage; all outputs	$I_{O} = -50 \mu A$	3.0	2.9	3.0	_	2.9	_	
			4.5	4.4	4.5	_	4.4	_	
	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL} ; $I_O = -4.0$ mA	3.0	2.58	_	_	2.48	_	V
		$V_I = V_{IH}$ or V_{IL} ; $I_O = -8.0$ mA	4.5	3.94	_	_	3.8	_	
V _{OL}	LOW-level output	$V_I = V_{IH}$ or V_{IL} ;	2.0	_	0	0.1	_	0.1	V
	voltage; all outputs	I _O = 50 μA	3.0	_	0	0.1	_	0.1	
			4.5	_	0	0.1	_	0.1	
	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL} ; $I_O = 4$ mA	3.0	_	_	0.36	_	0.44	٧
		$V_I = V_{IH} \text{ or } V_{IL};$ $I_O = 8 \text{ mA}$	4.5	_	_	0.36	_	0.44	
I _I	input leakage current	$V_I = V_{CC}$ or GND	5.5	_	_	0.1	_	1.0	μΑ
l _{OZ}	3-state output OFF current	$V_I = V_{IH}$ or V_{IL} ; $V_O = V_{CC}$ or GND	5.5	_	_	±0.25	_	±2.5	μΑ
Icc	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$	5.5	_	_	4.0	_	40	μА
Cı	input capacitance			_	3	-	_	10	рF

Hex inverter

74AHC04; 74AHCT04

Family 74AHCT

Over recommended operating conditions; voltage are referenced to GND (ground = 0 V).

		TEST CONDIT	TIONS	T _{amb} (°C)					
SYMBOL	PARAMETER	OTHER	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		+25		−40 t	o +85	UNIT
		OTHER	V _{CC} (V)	MIN.	TYP.	MAX.	MIN.	MAX.	1
V _{IH}	HIGH-level input voltage		4.5 to 5.5	2.0	_	_	2.0	_	V
V _{IL}	LOW-level input voltage		4.5 to 5.5	_	_	0.8	_	0.8	V
V _{OH}	HIGH-level output voltage; all outputs	$V_I = V_{IH}$ or V_{IL} ; $I_O = -50 \mu A$	4.5	4.4	4.5	_	4.4	_	V
	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL} ; $I_O = -8.0$ mA	4.5	3.94	_	_	3.8	_	V
V _{OL}	LOW-level output voltage; all outputs	$V_I = V_{IH}$ or V_{IL} ; $I_O = 50 \mu A$	4.5	_	0	0.1	_	0.1	V
	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL} ; $I_O = 8$ mA	4.5	_	_	0.36	_	0.44	V
I _I	input leakage current	$V_I = V_{IH}$ or V_{IL}	5.5	_	_	0.1	_	1.0	μΑ
I _{OZ}	3-state output OFF current	$\begin{aligned} &V_I = V_{IH} \text{ or } V_{IL};\\ &V_O = V_{CC} \text{ or GND}\\ &\text{per input pin;}\\ &\text{other inputs at}\\ &V_{CC} \text{ or GND;}\\ &I_O = 0 \end{aligned}$	5.5	_	_	±0.25	_	±2.5	μА
Icc	quiescent supply current	$V_I = V_{CC}$ or GND; O = 0	5.5	_	_	4.0	_	40	μА
Δl _{CC}	additional quiescent supply current per input pin	$V_I = V_{CC} - 2.1 \text{ V}$ other inputs at V_{CC} or GND; $I_O = 0$	4.5 to 5.5	_	_	1.35	_	1.5	mA
Cı	input capacitance				3	-	_	10	рF

Hex inverter

74AHC04; 74AHCT04

AC CHARACTERISTICS

Type 74AHC04

 $GND = 0 \ V; \ t_r = t_f \leq 3.0 \ ns.$

		TEST CO	CONDITIONS			T _{amb} (°C)				
SYMBOL	PARAMETER	WAVEFORMS		C _L V _{CC} (V)	+25			−40 to +85		UNIT
		VVAVEFORIVIS	C _L		MIN.	TYP.	МАХ.	MIN.	MAX.	
t _{PHL} /t _{PLH}	propagation delay nA to nY	see Figs 5 and 6	15 pF	3.0 to 3.6	_	4.0 ⁽¹⁾	8.5	1.0	10.5	ns
t _{PHL} /t _{PLH}	propagation delay nA to nY	see Figs 5 and 6	50 pF	3.0 to 3.6	_	6.0 ⁽¹⁾	11.4	1.0	13	ns
t _{PHL} /t _{PLH}	propagation delay nA to nY	see Figs 5 and 6	15 pF	4.5 to 5.5	_	3.0 ⁽²⁾	5.5	1.0	6.5	ns
t _{PHL} /t _{PLH}	propagation delay nA to nY	see Figs 5 and 6	50 pF	4.5 to 5.5	_	4.5 ⁽²⁾	7.5	1.0	8.5	ns

Notes

- 1. Typical values at V_{CC} = 3.3 V.
- 2. Typical values at $V_{CC} = 5.0 \text{ V}$.

Type 74AHCT04

 $GND = 0 \ V; \ t_r = t_f \leq 3.0 \ ns.$

TEST CONE		NDITIO	NS	T _{amb} (°C)						
SYMBOL	PARAMETER	WAVEFORMS	MC C V			+25		-40	to +85	UNIT
		WAVEFORIUS	CL	C _L V _{CC} (V)		TYP. ⁽¹⁾	MAX.	MIN.	МАХ.	
t _{PHL} /t _{PLH}	propagation delay nA to nY	see Figs 5 and 6	15 pF	4.5 to 5.5	_	3.0	6.7	1.0	7.5	ns
t _{PHL} /t _{PLH}	propagation delay nA to nY	see Figs 5 and 6	50 pF	4.5 to 5.5	_	4.5	7.7	1.0	8.5	ns


Note

1. Typical values at $V_{CC} = 5.0 \text{ V}$.

Hex inverter


74AHC04; 74AHCT04

AC WAVEFORMS



FAMILY	V _I INPUT REQUIREMENTS	V _M ⁽¹⁾ INPUT	V _M ⁽¹⁾ OUTPUT
AHC	GND to V _{CC}	50% V _{CC}	50% V _{CC}
AHCT	GND to 3.0 V	1.5 V	50% V _{CC}

Fig.5 The input (nA) to output (nY) propagation delay.



TEST	S ₁		
t _{PLH} /t _{PHL}	open		
t _{PLZ} /t _{PZL}	V _{CC}		
t _{PHZ} /t _{PZH}	GND		

Fig.6 Load circuitry for switching times.


Hex inverter

74AHC04; 74AHCT04

PACKAGE OUTLINES

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN	ISSUE DATE
	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT108-1	076E06S	MS-012AB				95-01-23 97-05-22

Hex inverter

74AHC04; 74AHCT04

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



- Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE	REFERENCES				EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ		PROJECTION	1330E DATE
SOT402-1		MO-153				-94-07-12 95-04-04

1999 Feb 25

Hex inverter

74AHC04; 74AHCT04

SOLDERING

Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering is not always suitable for surface mount ICs, or for printed-circuit boards with high population densities. In these situations reflow soldering is often used.

Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 230 °C.

Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

 For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

1999 Feb 25

Hex inverter 74AHC04; 74AHCT04

Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE	SOLDERING METHOD				
PACKAGE	WAVE	REFLOW ⁽¹⁾			
BGA, SQFP	not suitable	suitable			
HLQFP, HSQFP, HSOP, SMS	not suitable ⁽²⁾	suitable			
PLCC ⁽³⁾ , SO, SOJ	suitable	suitable			
LQFP, QFP, TQFP	not recommended ⁽³⁾⁽⁴⁾	suitable			
SSOP, TSSOP, VSO	not recommended ⁽⁵⁾	suitable			

Notes

- 1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
- 3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

DEFINITIONS

Data sheet status			
Objective specification	This data sheet contains target or goal specifications for product development.		
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.		
Product specification	This data sheet contains final product specifications.		
Limiting values			
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.			
Application information			
Where application information is given, it is advisory and does not form part of the specification.			

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

1999 Feb 25