


SUPPLY-VOLTAGE SUPERVISOR

Check for Samples: TL7700

FEATURES

- Adjustable Sense Voltage With Two External Resistors
- Adjustable Hysteresis of Sense Voltage
- Wide Operating Supply-Voltage Range:
 1.8 V to 40 V
- Wide Operating Temperature Range: -40°C to 85°C
- Low Power Consumption:
 I_{CC} = 0.6 mA Typ, V_{CC} = 40 V
- Minimum External Components
- Now Available in MSOP (DGK) package



NC - No internal connection

DESCRIPTION/ORDERING INFORMATION

The TL7700 is a bipolar integrated circuit designed for use as a reset controller in microcomputer and microprocessor systems. The SENSE voltage can be set to any value greater than 0.5 V using two external resistors. The hysteresis value of the sense voltage also can be set by the same resistors. The device includes a precision voltage reference, fast comparator, timing generator, and output driver, so it can generate a power-on reset signal in a digital system.

The TL7700 has an internal 1.5-V temperature-compensated voltage reference from which all function blocks are supplied. Circuit function is very stable, with supply voltage in the 1.8-V to 40-V range. Minimum supply current allows use with ac line operation, portable battery operation, and automotive applications.

ORDERING INFORMATION⁽¹⁾

T _A	PACK	AGE ⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	PDIP – P	Tube of 50	TL7700CP	TL7700CP	
	SOP - PS	Reel of 2000	TL7700CPSR	T7700	
–40°C to 85°C	TSSOP – PW	Tube of 150	TL7700CPW	T7700	
-40 C to 65 C		Reel of 2000	TL7700CPWR	T7700	
	MSOP – DGK	Reel of 250	TL7700CDGKT	9TS	
		Reel of 2500	TL7700CDGKR	913	

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

⁽²⁾ Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



FUNCTIONAL BLOCK DIAGRAM



A. $I_{CT} = 15 \mu A \text{ (Typ)}, I_s = 2.5 \mu A \text{ (Typ)}$

TERMINAL FUNCTIONS

	TERMINAL		DESCRIPTION					
NAME	NO	D .	DESCRIPTION					
NAME	P, PS, PW	DGK						
CT 1 3		3	Timing capacitor connection. This terminal sets the RESET output pulse duration (t_{po}) . It is connected internally to a 15- μ A constant-current source. There is a limit on the switching speed of internal elements; even if CT is set to 0, response speeds remain at approximately 5 to 10 μ s. If CT is open, the device can be used as an adjustable-threshold noninverting comparator. If CT is low, the internal output-stage comparator is active, and the RESET output transistor is on. An external voltage must not be applied to this terminal due to the internal structure of the device. Therefore, drive the device using an open-collector transistor, FET, or 3-state buffer (in the low-level or high-impedance state).					
GND	4	5	Ground. Keep this terminal as low impedance to reduce circuit noise.					
NC	3, 6, 7	2, 6, 7	No internal connection					
RESET	8	1	Reset output. This terminal can be connected directly to a system that resets in the active-low state. A pullup resistor usually is required because the output is an npn open-collector transistor. An additional transistor should be connected when the active-high reset or higher output current is required.					
SENSE	2	4	Voltage sense. This terminal has a threshold level of 500 mV. The sense voltage and hysteresis can be set at the same time when the two voltage-dividing resistors are connected. The reference voltage is temperature compensated to inhibit temperature drift in the threshold voltage within the operating temperature range.					
V _{CC}	5	8	Power supply. This terminal is used in an operating-voltage range of 1.8 V to 40 V.					



ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

V_{CC}	Supply voltage ⁽²⁾	41 V			
V_s	Sense input voltage range	Sense input voltage range			
V_{OH}	Output voltage (off state)	41 V			
I _{OL}	Output current (on state)	5 mA			
		P package	85°C/W		
0	Package thermal impedance (3) (4)	PS package	95°C/W		
θ_{JA}		PW package	149°C/W		
		DGK package	172°C/W		
TJ	Operating virtual-junction temperature		150°C		
T _{stg}	Storage temperature range	−65°C to 150°C			

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the network ground terminal.

RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
V_{CC}	Supply voltage	1.8	40	V
I _{OL}	Low-level output current		3	mA
T _A	Operating free-air temperature	-40	85	°C

ELECTRICAL CHARACTERISTICS

 $V_{CC} = 3 \text{ V}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
.,	CENCE input valtage		25°C	495	500	505	\/
V_s	SENSE input voltage		–40°C to 85°C	490		510	mV
I _s SENSE inp	CENCE input ourrant	V 04V	25°C	2	2.5	3	
	SENSE input current	$V_{s} = 0.4 \text{ V}$	–40°C to 85°C	1.5		3.5	μA
I_{CC}	Supply current	$V_{CC} = 40 \text{ V}, V_{S} = 0.6 \text{ V}, \text{ No load}$	25°C		0.6	1	mA
\ /	Low level output voltage	I _{OL} = 1.5 mA	25°C			0.4	V
V_{OL}	Low-level output voltage	I _{OL} = 3 mA	25°C	0.6		0.8	V
I _{OH}	High-level output current	$V_{OH} = 40 \text{ V}, V_{S} = 0.6 \text{ V}$	–40°C to 85°C			1	μΑ
I_{CT}	Timing-capacitor charge current	V _s = 0.6 V	25°C	11	15	19	μΑ

SWITCHING CHARACTERISTICS

 $V_{CC} = 3 \text{ V}, T_A = 25^{\circ}\text{C} \text{ (unless otherwise noted)}$

- 00	, ,					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{pi}	SENSE pulse duration	$C_T = 0.01 \ \mu F$	2			μs
t _{po}	Output pulse duration	$C_T = 0.01 \ \mu F$	0.5	1	1.5	ms
t _r	Output rise time	$C_T = 0.01 \ \mu F, \ R_L = 2.2 \ k\Omega, \ C_L = 100 \ pF$			15	μs
t _f	Output fall time	$C_T = 0.01 \ \mu F, \ R_L = 2.2 \ k\Omega, \ C_L = 100 \ pF$		·	0.5	μs
t _{pd}	Propagation delay time, SENSE to output	C _T = 0.01 μF		·	10	μs

⁽³⁾ Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) - T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can impact reliability.

⁽⁴⁾ The package thermal impedance is calculated in accordance with JESD 51-7.



PARAMETER MEASUREMENT INFORMATION




Figure 1. V_{CC} vs I_{CC} Measurement Circuit




Figure 2. V_{CC} vs I_{CT} Measurement Circuit




Figure 3. I_{OL} vs V_{OL} Measurement Circuit



PARAMETER MEASUREMENT INFORMATION (continued)




Figure 4. V_s , I_s Characteristics Measurement Circuit






Figure 5. Switching Characteristics Measurement Circuit





TYPICAL CHARACTERISTICS

Data at high and low temperatures are applicable only within the recommended operating conditions.












TYPICAL CHARACTERISTICS (continued)

Data at high and low temperatures are applicable only within the recommended operating conditions.







Figure 10.

OUTPUT PULSE DURATION





TYPICAL CHARACTERISTICS (continued)

Data at high and low temperatures are applicable only within the recommended operating conditions.




Figure 13. V_{CC} vs Output Test Circuit 1

X-Axis = 0.2 ms/Division Figure 14. V_{CC} vs Output Waveform 1





Figure 15. V_{CC} vs Output Test Circuit 2



X-Axis = 0.2 ms/Division

Figure 16. V_{CC} vs Output Waveform 2



TYPICAL CHARACTERISTICS (continued)

Data at high and low temperatures are applicable only within the recommended operating conditions.




Figure 17. V_{CC} vs Output Test Circuit 3

Figure 18. V_{CC} vs Output Waveform 3



DETAILED DESCRIPTION

Sense-Voltage Setting


The SENSE terminal input voltage, Vs, of the TL7700 typically is 500 mV. By using two external resistors, the circuit designer can obtain any sense voltage over 500 mV. In Figure 19, the sensing voltage, Vs', is calculated as:

$$V_{s'} = V_s \times (R1 + R2)/R2$$

Where:

$$V_s = 500 \text{ mV typ at } T_A = 25^{\circ}\text{C}$$

At room temperature, V_s has a variation of 500 mV \pm 5 mV. In the basic circuit shown in Figure 19, variations of [\pm 5 \pm (R1 + R2)/R2] mV are superimposed on V_s .



Sense-Voltage Hysteresis Setting

If the sense voltage (V_s) does not have hysteresis in it, and the voltage on the sensing line contains ripples, the resetting of TL7700 is unstable. Hysteresis is added to the sense voltage to prevent such problems. As shown in Figure 20, the hysteresis (V_{hvs}) is added, and the value is determined as:


$$V_{hys} = I_s \times R1$$

Where:

$$I_s = 2.5 \mu A \text{ typ at } T_A = 25^{\circ} C$$

At room temperature, Is has variations of 2.5 mA \pm 0.5 mA. Therefore, in the circuit shown in Figure 19, V_{hys} has variations of (\pm 0.5 \times R1) mV. In circuit design, it is necessary to consider the voltage-dividing resistor tolerance and temperature coefficient in addition to variations in V_{s} and V_{hys} .





A. The sense voltage, V_{s'}, is different from the SENSE terminal input voltage, V_s. V_s normally is 500 mV for triggering.

Figure 20. V_{CC}-RESET Timing Chart

Output Pulse-Duration Setting

Constant-current charging starts on the timing capacitor when the sensing-line voltage reaches the $\frac{TL7700}{RESET}$ sense voltage. When the capacitor voltage exceeds the threshold level of the output drive comparator, $\frac{RESET}{RESET}$ changes from a low to a high level. The output pulse duration is the time between the point when the sense-pin voltage exceeds the threshold level and the point when the $\frac{RESET}{RESET}$ output changes from a low level to a high level. When the $\frac{RESET}{RESET}$ output pulse duration, $\frac{RESET}{RESET}$ output pulse duration $\frac{RESET}{RESET}$ output pulse $\frac{RESET}{RESET}$ output pulse $\frac{RESET}{RESET}$ output $\frac{RESET}{RES$

$$t_{po} = C_t \times 10^5$$
 seconds

Where:

Ct is the timing capacitor in farads

There is a limit on the device response speed. Even if $C_t = 0$, t_{po} is not 0, but approximately 5 μ s to 10 μ s. Therefore, when the TL7700 is used as a comparator with hysteresis without connecting C_t , switching speeds $(t_r/t_f, t_{po}/t_{pd},$ etc.) must be considered.





11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
TL7700CDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	9TS	Samples
TL7700CDGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	9TS	Samples
TL7700CDGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	9TS	Samples
TL7700CDGKTG4	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	9TS	Samples
TL7700CP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TL7700CP	Samples
TL7700CPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TL7700CP	Samples
TL7700CPSR	ACTIVE	so	PS	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	T7700	Samples
TL7700CPSRG4	ACTIVE	so	PS	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	T7700	Samples
TL7700CPW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	T7700	Samples
TL7700CPWE4	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	T7700	Samples
TL7700CPWG4	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	T7700	Samples
TL7700CPWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	T7700	Samples
TL7700CPWRE4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	T7700	Samples
TL7700CPWRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	T7700	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



PACKAGE OPTION ADDENDUM

11-Apr-2013

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Apr-2013


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All dimensions are nominal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL7700CDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TL7700CDGKT	VSSOP	DGK	8	250	177.8	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TL7700CPSR	SO	PS	8	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
TL7700CPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

www.ti.com 24-Apr-2013




*All dimensions are nominal

7 till difficilities die Frentina							
Device	Package Type	pe Package Drawing		SPQ	Length (mm)	Width (mm)	Height (mm)
TL7700CDGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TL7700CDGKT	VSSOP	DGK	8	250	358.0	335.0	35.0
TL7700CPSR	SO	PS	8	2000	367.0	367.0	38.0
TL7700CPWR	TSSOP	PW	8	2000	367.0	367.0	35.0

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



DGK (S-PDSO-G8)


PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.





NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



PS (R-PDSO-G8)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>