#### INTEGRATED CIRCUITS

## DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

### HEF4104B MSI

Quadruple low to high voltage translator with 3-state outputs

Product specification
File under Integrated Circuits, IC04

January 1995





### Quadruple low to high voltage translator with 3-state outputs

HEF4104B MSI


#### **DESCRIPTION**


The HEF4104B quadruple low voltage to high voltage translator with 3-state outputs provides the capability of interfacing low voltage circuits to high voltage circuits, such as low voltage LOCMOS and TTL to high voltage LOCMOS. It has four data inputs ( $I_0$  to  $I_3$ ), an active HIGH output enable input (EO), four data outputs ( $O_0$  to  $O_3$ ) and their complements ( $\overline{O}_0$  to  $\overline{O}_3$ ).

With EO HIGH,  $O_0$  to  $O_3$  and  $\overline{O}_0$  to  $\overline{O}_3$  are in the low impedance ON-state, either HIGH or LOW as determined by  $I_0$  to  $I_3$ ; with EO LOW,  $O_0$  to  $O_3$  and  $\overline{O}_0$  to  $\overline{O}_3$  are in the high impedance OFF-state.

The device uses a common negative supply ( $V_{SS}$ ) and separate positive supplies for inputs ( $V_{DDI}$ ) and outputs ( $V_{DD0}$ ).  $V_{DDI}$  must always be less than or equal to  $V_{DDO}$ , even during power turn-on and turn-off. For the permissible operating range of  $V_{DDI}$  and  $V_{DDO}$  see graph Fig.4.

Each input protection circuit is terminated between  $V_{DDO}$  and  $V_{SS}$ . This allows the input signals to be driven from any potential between  $V_{DDO}$  and  $V_{SS}$ , without regard to current limiting. When driving from potentials greater than  $V_{DDO}$  or less than  $V_{SS}$ , the current at each input must be limited to 10 mA.





HEF4104BP(N): 16-lead DIL; plastic

(SOT38-1)

HEF4104BD(F): 16-lead DIL; ceramic (cerdip)

(SOT74)

HEF4104BT(D): 16-lead SO; plastic

(SOT109-1)

(): Package Designator North America

#### PINNING

 $I_0$  to  $I_3$  data inputs


EO output enable input

 $O_0$  to  $O_3$  data outputs

 $\overline{O}_0$  to  $\overline{O}_3$  complementary data outputs

#### FAMILY DATA, I<sub>DD</sub> LIMITS category MSI

See Family Specifications



Philips Semiconductors Product specification

# Quadruple low to high voltage translator with 3-state outputs

HEF4104B MSI

#### **AC CHARACTERISTICS**

 $V_{SS}$  = 0 V;  $T_{amb}$  = 25 °C;  $C_L$  = 50 pF; input transition times  $\leq$  20 ns

|                                       | V <sub>DD</sub> | SYMBOL           | TYP. | MAX. |    | TYPICAL EXTRAPOLATION FORMULA        |
|---------------------------------------|-----------------|------------------|------|------|----|--------------------------------------|
| Propagation delays                    |                 |                  |      |      |    |                                      |
| $I_n \rightarrow O_n, \overline{O}_n$ | 5               |                  | 170  | 340  | ns | 143 ns + (0,55 ns/pF) C <sub>L</sub> |
| HIGH to LOW                           | 10              | t <sub>PHL</sub> | 80   | 160  | ns | 69 ns + (0,23 ns/pF) C <sub>L</sub>  |
|                                       | 15              |                  | 65   | 135  | ns | 57 ns + (0,16 ns/pF) C <sub>L</sub>  |
|                                       | 5               |                  | 170  | 340  | ns | 143 ns + (0,55 ns/pF) C <sub>L</sub> |
| LOW to HIGH                           | 10              | t <sub>PLH</sub> | 80   | 160  | ns | 69 ns + (0,23 ns/pF) C <sub>L</sub>  |
|                                       | 15              |                  | 70   | 140  | ns | 62 ns + (0,16 ns/pF) C <sub>L</sub>  |
| Output transition times               | 5               |                  | 60   | 120  | ns | 10 ns + (1,0 ns/pF) C <sub>L</sub>   |
| HIGH to LOW                           | 10              | t <sub>THL</sub> | 30   | 60   | ns | 9 ns + (0,42 ns/pF) C <sub>L</sub>   |
|                                       | 15              |                  | 20   | 40   | ns | 6 ns + (0,28 ns/pF) C <sub>L</sub>   |
|                                       | 5               |                  | 60   | 120  | ns | 10 ns + (1,0 ns/pF) C <sub>L</sub>   |
| LOW to HIGH                           | 10              | t <sub>TLH</sub> | 30   | 60   | ns | 9 ns + (0,42 ns/pF) C <sub>L</sub>   |
|                                       | 15              |                  | 20   | 40   | ns | 6 ns + (0,28 ns/pF) C <sub>L</sub>   |
| 3-state propagation                   |                 |                  |      |      |    |                                      |
| delays                                |                 |                  |      |      |    |                                      |
| Output disable times                  |                 |                  |      |      |    |                                      |
| $EO \rightarrow O_n, \overline{O}_n$  | 5               |                  | 70   | 135  | ns |                                      |
| HIGH                                  | 10              | t <sub>PHZ</sub> | 55   | 110  | ns |                                      |
|                                       | 15              |                  | 60   | 120  | ns |                                      |
|                                       | 5               |                  | 70   | 135  | ns |                                      |
| LOW                                   | 10              | t <sub>PLZ</sub> | 55   | 105  | ns |                                      |
|                                       | 15              |                  | 55   | 110  | ns |                                      |
| Output enable times                   |                 |                  |      |      |    |                                      |
| $EO \rightarrow O_n, \overline{O}_n$  | 5               |                  | 195  | 395  | ns |                                      |
| HIGH                                  | 10              | t <sub>PZH</sub> | 95   | 195  | ns |                                      |
|                                       | 15              |                  | 80   | 165  | ns |                                      |
|                                       | 5               |                  | 195  | 395  | ns |                                      |
| LOW                                   | 10              | t <sub>PZL</sub> | 95   | 190  | ns |                                      |
|                                       | 15              |                  | 80   | 160  | ns |                                      |

|                 | V <sub>DD</sub> | TYPICAL FORMULA FOR P (μW)                            |   |
|-----------------|-----------------|---|---|
| Dynamic power   | 5               | $3\ 000\ f_{i} + \sum (f_{o}C_{L}) \times V_{DD}^{2}$ | where                                   |
| dissipation per | 10              | 12 200 $f_i + \sum (f_o C_L) \times V_{DD}^2$         | $f_i$ = input freq. (MHz)               |
| package (P)     | 15              | 31 000 $f_i + \sum (f_o C_L) \times V_{DD}^2$         | f <sub>o</sub> = output freq. (MHz)     |
|                 |                 |   | C <sub>L</sub> = load capacitance (pF)  |
|                 |                 |   | $\sum (f_0C_L) = \text{sum of outputs}$ |
|                 |                 |   | V <sub>DD</sub> = supply voltage (V)    |

Philips Semiconductors Product specification

# Quadruple low to high voltage translator with 3-state outputs

HEF4104B MSI

