

# 32K x 9 Static RAM

#### **Features**

- · High speed
  - 15 ns
- Automatic power-down when deselected
- · Low active power
  - 660 mW
- · Low standby power
  - 55 mW
- · CMOS for optimum speed/power
- · TTL-compatible inputs and outputs
- Easy memory expansion with CE<sub>1</sub>, CE<sub>2</sub>, and OE features
- Available in non Pb-free 32-Lead (300-Mil) Molded SOJ

### **Functional Description**

The CY7C188 is a high-performance CMOS static RAM organized as 32,768 words by 9 bits. Easy memory expansion is provided by an active-LOW chip enable ( $\overline{\text{CE}}_1$ ), an active-HIGH chip enable ( $\overline{\text{CE}}_2$ ), an active-LOW output enable ( $\overline{\text{OE}}$ ), and tri-state drivers. The device has an automatic power-down feature that reduces power consumption by more than 75% when deselected.


Writing to the device is accomplished by taking  $\overline{CE}_1$  and write enable ( $\overline{WE}$ ) inputs LOW and  $CE_2$  input HIGH. Data on the nine I/O pins (I/O $_0$  – I/O $_8$ ) is then written into the location specified on the address pins (A $_0$  – A $_{14}$ ).

Reading from the device is accomplished by taking  $\overline{CE}_1$  and  $\overline{OE}$  LOW while forcing  $\overline{WE}$  and  $\overline{CE}_2$  HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The nine input/output pins (I/O $_0$  – I/O $_8$ ) are placed <u>in a</u> high-impedance state when the device is des<u>elected (CE $_1$  HIGH or CE $_2$  LOW), the <u>outputs</u> are disabled (OE <u>HIGH</u>), or during a write operation (CE $_1$  LOW, CE $_2$  HIGH, and WE LOW).</u>

The CY7C188 is available in standard 300-mil-wide SOJ.

## **Logic Block Diagram**



## **Pin Configuration**



C188-2



#### **Selection Guide**

|                                   | -15 | -20 |
|-----------------------------------|-----|-----|
| Maximum Access Time (ns)          | 15  | 20  |
| Maximum Operating Current (mA)    | 120 | 170 |
| Maximum CMOS Standby Current (mA) | 10  | 15  |

### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature .....-65°C to +150°C Ambient Temperature with Power Applied......55°C to +125°C Supply Voltage on V<sub>CC</sub> Relative to GND (Pin 32 to Pin 16) ......-0.5V to + 7.0V DC Voltage Applied to Outputs in High Z State<sup>[1]</sup>.....-0.5V to V<sub>CC</sub> + 0.5V

| DC Input Voltage <sup>[1]</sup>                        | 0.5V to V <sub>CC</sub> +0.5V |
|--|-------------------------------|
| Output Current into Outputs (LOW)                      | 20 mA                         |
| Static Discharge Voltage(per MIL-STD-883, Method 3015) | >2001V                        |
| Latch-Up Current                                       | >200 mA                       |

### **Operating Range**

| Range      | Ambient<br>Temperature | V <sub>CC</sub> |
|------------|------------------------|-----------------|
| Commercial | 0°C to +70°C           | 5V ± 10%        |

### Electrical Characteristics Over the Operating Range<sup>[2]</sup>

|                  |   |  | -          | -15                   | 5 –20      |                |      |
|------------------|---|--|------------|-----------------------|------------|----------------|------|
| Parameter        | Description                                       | Test Conditions  | Min.       | Max.                  | Min.       | Max.           | Unit |
| V <sub>OH</sub>  | Output HIGH Voltage                               | $V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$  | 2.4        |                       | 2.4        |                | V    |
| V <sub>OL</sub>  | Output LOW Voltage                                | $V_{CC}$ = Min., $I_{OL}$ = 8.0 mA   |            | 0.4                   |            | 0.4            | V    |
| V <sub>IH</sub>  | Input HIGH Voltage                                |  | 2.2        | V <sub>CC</sub> + 0.3 | 2.2        | $V_{CC} + 0.3$ | V    |
| V <sub>IL</sub>  | Input LOW Voltage[1]                              |  | -0.5       | 0.8                   | -0.5       | 0.8            | V    |
| I <sub>IX</sub>  | Input Leakage Current                             | $GND \le V_I \le V_{CC}$   | <b>-</b> 5 | +5                    | <b>-</b> 5 | +5             | μΑ   |
| I <sub>OZ</sub>  | Output Leakage Current                            | $\begin{aligned} &\text{GND} \leq \text{V}_{I} \leq \text{V}_{CC}, \\ &\text{Output Disabled} \end{aligned}$   | <b>-</b> 5 | +5                    | <b>-</b> 5 | +5             | μА   |
| I <sub>CC</sub>  | V <sub>CC</sub> Operating<br>Supply Current       | $V_{CC} = Max., I_{OUT} = 0 mA,$<br>$f = f_{MAX} = 1/t_{RC}$   |            | 120                   |            | 170            | mA   |
| I <sub>SB1</sub> | Automatic CE<br>Power-Down Current—<br>TTL Inputs | $\begin{aligned} &\text{Max. } V_{CC}, \overline{CE}_1 \geq V_{IH} \\ &\text{or } CE_2 \leq V_{IL}, V_{IN} \geq V_{IH} \text{ or } \\ &V_{IN} \leq V_{IL}, f = f_{MAX} \end{aligned}$  |            | 35                    |            | 35             | mA   |
| I <sub>SB2</sub> | Automatic CE Power-Down Current — CMOS Inputs     | $\begin{array}{l} \text{Max. V}_{CC}, \overline{CE}_1 \! \geq \! V_{CC} \! - \! 0.3 \text{V or} \\ \text{CE}_2 \! \leq \! 0.3 \text{V, V}_{\text{IN}} \! \geq \! V_{\text{CC}} \! - \! 0.3 \text{V} \\ \text{or V}_{\text{IN}} \! \leq \! 0.3 \text{V, f} \! = \! 0 \end{array}$ |            | 10                    |            | 15             | mA   |


### Capacitance<sup>[3]</sup>


| Parameter                   | Description        | Test Conditions                         | Max. | Unit |
|-----------------------------|--------------------|---|------|------|
| C <sub>IN</sub> : Addresses | Input Capacitance  | $T_A = 25^{\circ}C, f = 1 \text{ MHz},$ | 6    | pF   |
| C <sub>IN</sub> : Controls  | Input Capacitance  | $V_{CC} = 5.0V$                         | 8    | pF   |
| C <sub>OUT</sub>            | Output Capacitance |   | 8    | pF   |

- 1. Minimum voltage is equal to -2.0 V for pulse durations less than 20 ns.
- See the last page of this specification for Group A subgroup testing information.
   Tested initially and after any design or process changes that may affect these parameters.



### AC Test Loads and Waveforms<sup>[4, 5]</sup>





Equivalent to: THÉVENIN EQUIVALENT

> $167\Omega$ **-•** 1.73∨

### Switching Characteristics Over the Operating Range<sup>[2, 4]</sup>

|                   |   | _    | 15   | _    | 20   |      |
|-------------------|---|------|------|------|------|------|
| Parameter         | Description   | Min. | Max. | Min. | Max. | Unit |
| READ CYCLE        |   |      |      |      |      |      |
| t <sub>RC</sub>   | Read Cycle Time   | 15   |      | 20   |      | ns   |
| t <sub>AA</sub>   | Address to Data Valid   |      | 15   |      | 20   | ns   |
| t <sub>OHA</sub>  | Data Hold from Address Change   | 3    |      | 3    |      | ns   |
| t <sub>ACE</sub>  | CE <sub>1</sub> LOW or CE <sub>2</sub> HIGH to Data Valid               |      | 15   |      | 20   | ns   |
| t <sub>DOE</sub>  | OE LOW to Data Valid  |      | 7    |      | 9    | ns   |
| t <sub>LZOE</sub> | OE LOW to Low Z <sup>[6]</sup>  | 0    |      | 0    |      | ns   |
| t <sub>HZOE</sub> | OE HIGH to High Z <sup>[5,6]</sup>                                      |      | 7    |      | 9    | ns   |
| t <sub>LZCE</sub> | CE <sub>1</sub> LOW or CE <sub>2</sub> HIGH to Low Z <sup>[6]</sup>     | 3    |      | 3    |      | ns   |
| t <sub>HZCE</sub> | CE <sub>1</sub> HIGH or CE <sub>2</sub> LOW to High Z <sup>[5, 6]</sup> |      | 7    |      | 9    | ns   |
| t <sub>PU</sub>   | CE <sub>1</sub> LOW or CE <sub>2</sub> HIGH to Power-Up                 | 0    |      | 0    |      | ns   |
| t <sub>PD</sub>   | CE <sub>1</sub> HIGH or CE <sub>2</sub> LOW to Power-Down               |      | 15   |      | 20   | ns   |
| WRITE CYCLE[      | 7, 8]   |      |      |      |      |      |
| t <sub>WC</sub>   | Write Cycle Time  | 15   |      | 20   |      | ns   |
| t <sub>SCE</sub>  | CE <sub>1</sub> LOW or CE <sub>2</sub> HIGH to Write End                | 10   |      | 15   |      | ns   |
| t <sub>AW</sub>   | Address Set-Up to Write End   | 10   |      | 15   |      | ns   |
| t <sub>HA</sub>   | Address Hold from Write End   | 0    |      | 0    |      | ns   |
| t <sub>SA</sub>   | Address Set-Up to Write Start   | 0    |      | 0    |      | ns   |
| t <sub>PWE</sub>  | WE Pulse Width  | 10   |      | 15   |      | ns   |
| t <sub>SD</sub>   | Data Set-Up to Write End  | 8    |      | 10   |      | ns   |
| t <sub>HD</sub>   | Data Hold from Write End  | 0    |      | 0    |      | ns   |
| t <sub>HZWE</sub> | WE LOW to High Z <sup>[5]</sup>   | 0    | 7    | 0    | 7    | ns   |
| t <sub>LZWE</sub> | WE HIGH to Low Z <sup>[5, 6]</sup>                                      | 3    |      | 3    |      | ns   |

#### Notes:


<sup>4.</sup> Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.

t<sub>ILZOE</sub>, t<sub>IHZOE</sub>, and t<sub>IHZOE</sub> are specified with C<sub>L</sub> = 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
 t<sub>IHZOE</sub>, t<sub>IHZOE</sub>, and t<sub>IHZOE</sub> are specified with C<sub>L</sub> = 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
 At any given temperature and voltage condition, t<sub>IHZOE</sub> is less than t<sub>ILZOE</sub>, t<sub>IHZOE</sub> is less than t<sub>ILZOE</sub>, and t<sub>IHZNE</sub> is less than t<sub>ILZNE</sub> for any given device.
 The internal write time of the memory is defined by the overlap of CE<sub>1</sub>, LOW, CE<sub>2</sub> HIGH, and WE LOW. All three signals must be asserted to initiate a write and any signal can terminate a write by being deasserted. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
 The minimum write cycle time for write cycle #3 (WE controlled, OE LOW) is the sum of t<sub>IHZWE</sub> and t<sub>SD</sub>.




### **Switching Waveforms**


# Read Cycle No. $\mathbf{1}^{[9,10]}$



# Read Cycle No. 2 (Chip-Enable Controlled)[10,11,12]



### Write Cycle No. 1 (WE Controlled)<sup>[7,12,13,14]</sup>



#### Notes:

- 9. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .

- 9. Device is continuously selected. OE, CE = V<sub>IL</sub>.

  10. WE is HIGH for read cycle.

  11. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.

  12. Timing parameters are the same for all chip enable signals ( $\overline{CE}_1$  and  $\overline{CE}_2$ ), so only the timing for  $\overline{CE}_1$  is shown.

  13. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .


  14. If  $\overline{CE}$  goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.

  15. During this period, the I/Os are in the output state and input signals should not be applied.




# Switching Waveforms (Continued)

Write Cycle No.2 ( $\overline{\text{CE}}$  Controlled) $^{[7,12,13,14]}$ 



Write Cycle No. 3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW)[8,12,14]



### **Truth Table**

| CE | WE | OE | Input/Output | Mode                      | Power                      |
|----|----|----|--------------|---------------------------|----------------------------|
| Н  | Х  | Х  | High Z       | Deselect/Power-Down       | Standby (I <sub>SB</sub> ) |
| L  | Н  | L  | Data Out     | Read                      | Active (I <sub>CC</sub> )  |
| L  | L  | Х  | Data In      | Write                     | Active (I <sub>CC</sub> )  |
| L  | Н  | Н  | High Z       | Deselect, Output Disabled | Active (I <sub>CC</sub> )  |


# **Ordering Information**


| Speed<br>(ns) | Ordering Code | Package<br>Name | Package Type                 | Operating<br>Range |
|---------------|---------------|-----------------|------------------------------|--------------------|
| 15            | CY7C188-15VC  | 51-85041        | 32-Lead (300-Mil) Molded SOJ | Commercial         |
| 20            | CY7C188-20VC  | 51-85041        | 32-Lead (300-Mil) Molded SOJ | Commercial         |




### **Package Diagrams**

### 32-Lead (300-Mil) Molded SOJ (51-85041)







All products and company names mentioned in this document may be the trademarks of their respective holders



# **Document History Page**

| Document Title: CY7C188 32K x 9 Static RAM Document Number: 38-05053 |         |            |                 |  |  |  |
|--|---------|------------|-----------------|--|--|--|
| REV.   | ECN NO. | Issue Date | Orig. of Change | Description of Change  |  |  |
| **   | 107155  | 09/10/01   | SZV             | Change from Spec number: 38-00220 to 38-05053  |  |  |
| *A   | 506367  | See ECN    | NXR             | Changed the description of I <sub>IX</sub> from Input Load Current to Input Leakage Current in DC Electrical Characteristics table Removed I <sub>OS</sub> parameter from DC Electrical Characteristics table Updated Ordering Information table |  |  |