

## 32K x 9 Static RAM

### Features

- High speed  
— 15 ns
- Automatic power-down when deselected
- Low active power  
— 660 mW
- Low standby power  
— 55 mW
- CMOS for optimum speed/power
- TTL-compatible inputs and outputs
- Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{OE}$  features
- Available in non Pb-free 32-Lead (300-Mil) Molded SOJ

### Functional Description

The CY7C188 is a high-performance CMOS static RAM organized as 32,768 words by 9 bits. Easy memory expansion is provided by an active-LOW chip enable ( $\overline{CE}_1$ ), an active-HIGH chip enable ( $CE_2$ ), an active-LOW output enable ( $\overline{OE}$ ), and tri-state drivers. The device has an automatic power-down feature that reduces power consumption by more than 75% when deselected.


Writing to the device is accomplished by taking  $\overline{CE}_1$  and write enable (WE) inputs LOW and  $CE_2$  input HIGH. Data on the nine I/O pins ( $I/O_0 - I/O_8$ ) is then written into the location specified on the address pins ( $A_0 - A_{14}$ ).

Reading from the device is accomplished by taking  $\overline{CE}_1$  and  $\overline{OE}$  LOW while forcing WE and  $CE_2$  HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.


The nine input/output pins ( $I/O_0 - I/O_8$ ) are placed in a high-impedance state when the device is deselected ( $\overline{CE}_1$  HIGH or  $CE_2$  LOW), the outputs are disabled ( $\overline{OE}$  HIGH), or during a write operation ( $\overline{CE}_1$  LOW,  $CE_2$  HIGH, and WE LOW).

The CY7C188 is available in standard 300-mil-wide SOJ.

### Logic Block Diagram



### Pin Configuration



C188-2

## Selection Guide

	<b>-15</b>	<b>-20</b>
Maximum Access Time (ns)	15	20
Maximum Operating Current (mA)	120	170
Maximum CMOS Standby Current (mA)	10	15

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ..... -65°C to +150°C

Ambient Temperature with  
Power Applied ..... -55°C to +125°C

Supply Voltage on  $V_{CC}$  Relative to GND  
(Pin 32 to Pin 16) ..... -0.5V to + 7.0V

DC Voltage Applied to Outputs  
in High Z State<sup>[1]</sup> ..... -0.5V to  $V_{CC} + 0.5V$

DC Input Voltage<sup>[1]</sup> ..... -0.5V to  $V_{CC} + 0.5V$

Output Current into Outputs (LOW) ..... 20 mA

Static Discharge Voltage ..... >2001V  
(per MIL-STD-883, Method 3015)

Latch-Up Current ..... >200 mA

## Operating Range

Range	Ambient Temperature	$V_{CC}$
Commercial	0°C to +70°C	5V ± 10%

## Electrical Characteristics Over the Operating Range<sup>[2]</sup>

Parameter	Description	Test Conditions	-15		-20		Unit
			Min.	Max.	Min.	Max.	
$V_{OH}$	Output HIGH Voltage	$V_{CC} = \text{Min.}, I_{OH} = -4.0 \text{ mA}$	2.4		2.4		V
$V_{OL}$	Output LOW Voltage	$V_{CC} = \text{Min.}, I_{OL} = 8.0 \text{ mA}$		0.4		0.4	V
$V_{IH}$	Input HIGH Voltage		2.2	$V_{CC} + 0.3$	2.2	$V_{CC} + 0.3$	V
$V_{IL}$	Input LOW Voltage <sup>[1]</sup>		-0.5	0.8	-0.5	0.8	V
$I_{IX}$	Input Leakage Current	$GND \leq V_I \leq V_{CC}$	-5	+5	-5	+5	μA
$I_{OZ}$	Output Leakage Current	$GND \leq V_I \leq V_{CC}$ , Output Disabled	-5	+5	-5	+5	μA
$I_{CC}$	$V_{CC}$ Operating Supply Current	$V_{CC} = \text{Max.}, I_{OUT} = 0 \text{ mA}$ , $f = f_{MAX} = 1/t_{RC}$		120		170	mA
$I_{SB1}$	Automatic CE Power-Down Current—TTL Inputs	Max. $V_{CC}$ , $\overline{CE}_1 \geq V_{IH}$ or $CE_2 \leq V_{IL}$ , $V_{IN} \geq V_{IH}$ or $V_{IN} \leq V_{IL}$ , $f = f_{MAX}$		35		35	mA
$I_{SB2}$	Automatic CE Power-Down Current—CMOS Inputs	Max. $V_{CC}$ , $\overline{CE}_1 \geq V_{CC} - 0.3V$ or $CE_2 \leq 0.3V$ , $V_{IN} \geq V_{CC} - 0.3V$ or $V_{IN} \leq 0.3V$ , $f = 0$		10		15	mA



## Capacitance<sup>[3]</sup>

Parameter	Description	Test Conditions	Max.	Unit
$C_{IN}$ : Addresses	Input Capacitance	$T_A = 25^\circ\text{C}$ , $f = 1 \text{ MHz}$ , $V_{CC} = 5.0V$	6	pF
$C_{IN}$ : Controls	Input Capacitance		8	pF
$C_{OUT}$	Output Capacitance		8	pF

### Notes:


- Minimum voltage is equal to -2.0V for pulse durations less than 20 ns.
- See the last page of this specification for Group A subgroup testing information.
- Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms<sup>[4, 5]</sup>



C188-4

Equivalent to: THÉVENIN EQUIVALENT



## Switching Characteristics Over the Operating Range<sup>[2, 4]</sup>


Parameter	Description	-15		-20		Unit
		Min.	Max.	Min.	Max.	
READ CYCLE						
t <sub>RC</sub>	Read Cycle Time	15		20		ns
t <sub>AA</sub>	Address to Data Valid		15		20	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		ns
t <sub>ACE</sub>	$\overline{CE}_1$ LOW or CE <sub>2</sub> HIGH to Data Valid		15		20	ns
t <sub>DOE</sub>	$\overline{OE}$ LOW to Data Valid		7		9	ns
t <sub>LZOE</sub>	$\overline{OE}$ LOW to Low Z <sup>[6]</sup>	0		0		ns
t <sub>HZOE</sub>	$\overline{OE}$ HIGH to High Z <sup>[5,6]</sup>		7		9	ns
t <sub>LZCE</sub>	$\overline{CE}_1$ LOW or CE <sub>2</sub> HIGH to Low Z <sup>[6]</sup>	3		3		ns
t <sub>HZCE</sub>	$\overline{CE}_1$ HIGH or CE <sub>2</sub> LOW to High Z <sup>[5, 6]</sup>		7		9	ns
t <sub>PU</sub>	$\overline{CE}_1$ LOW or CE <sub>2</sub> HIGH to Power-Up	0		0		ns
t <sub>PD</sub>	$\overline{CE}_1$ HIGH or CE <sub>2</sub> LOW to Power-Down		15		20	ns
WRITE CYCLE <sup>[7, 8]</sup>						
t <sub>WC</sub>	Write Cycle Time	15		20		ns
t <sub>SCE</sub>	$\overline{CE}_1$ LOW or CE <sub>2</sub> HIGH to Write End	10		15		ns
t <sub>AW</sub>	Address Set-Up to Write End	10		15		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		ns
t <sub>PWE</sub>	WE Pulse Width	10		15		ns
t <sub>SD</sub>	Data Set-Up to Write End	8		10		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>HZWE</sub>	$\overline{WE}$ LOW to High Z <sup>[5]</sup>	0	7	0	7	ns
t <sub>LZWE</sub>	$\overline{WE}$ HIGH to Low Z <sup>[5, 6]</sup>	3		3		ns

### Notes:

- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{OL}/I_{OH}$  and 30-pF load capacitance.
- $t_{HZOE}$ ,  $t_{HZCE}$ , and  $t_{HZWE}$  are specified with  $C_L = 5$  pF as in part (b) of AC Test Loads. Transition is measured  $\pm 500$  mV from steady-state voltage.
- At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given device.
- The internal write time of the memory is defined by the overlap of  $\overline{CE}_1$ , LOW,  $CE_2$  HIGH, and  $\overline{WE}$  LOW. All three signals must be asserted to initiate a write and any signal can terminate a write by being deasserted. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
- The minimum write cycle time for write cycle #3 ( $\overline{WE}$  controlled,  $\overline{OE}$  LOW) is the sum of  $t_{HZWE}$  and  $t_{SD}$ .


## Switching Waveforms

### Read Cycle No. 1<sup>[9,10]</sup>




C188-5

### Read Cycle No. 2 (Chip-Enable Controlled)<sup>[10,11,12]</sup>



C188-6



### Write Cycle No. 1 ( $\overline{WE}$ Controlled)<sup>[7,12,13,14]</sup>



C188-7

#### Notes:

9. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .
10.  $\overline{WE}$  is HIGH for read cycle.
11. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.
12. Timing parameters are the same for all chip enable signals ( $\overline{CE}_1$  and  $\overline{CE}_2$ ), so only the timing for  $\overline{CE}_1$  is shown.
13. Data I/O is high impedance if  $\overline{OE} = V_{IL}$ .
14. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  HIGH, the output remains in a high-impedance state.
15. During this period, the I/Os are in the output state and input signals should not be applied.

**Switching Waveforms (Continued)**
**Write Cycle No.2 ( $\overline{\text{CE}}$  Controlled)<sup>[7,12,13,14]</sup>**

**Write Cycle No. 3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW)<sup>[8,12,14]</sup>**

**Truth Table**


$\overline{\text{CE}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	Input/Output	Mode	Power
H	X	X	High Z	Deselect/Power-Down	Standby ( $I_{\text{SB}}$ )
L	H	L	Data Out	Read	Active ( $I_{\text{CC}}$ )
L	L	X	Data In	Write	Active ( $I_{\text{CC}}$ )
L	H	H	High Z	Deselect, Output Disabled	Active ( $I_{\text{CC}}$ )

**Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C188-15VC	51-85041	32-Lead (300-Mil) Molded SOJ	Commercial
20	CY7C188-20VC	51-85041	32-Lead (300-Mil) Molded SOJ	Commercial


## Package Diagrams

### 32-Lead (300-Mil) Molded SOJ (51-85041)



DIMENSIONS IN INCHES    MIN.  
   MAX.

LEAD COPLANARITY 0.004 MAX.



51-85041-\*A

All products and company names mentioned in this document may be the trademarks of their respective holders

**Document History Page**

<b>Document Title: CY7C188 32K x 9 Static RAM</b> <b>Document Number: 38-05053</b>				
<b>REV.</b>	<b>ECN NO.</b>	<b>Issue Date</b>	<b>Orig. of Change</b>	<b>Description of Change</b>
**	107155	09/10/01	SZV	Change from Spec number: 38-00220 to 38-05053
*A	506367	See ECN	NXR	Changed the description of $I_{IX}$ from Input Load Current to Input Leakage Current in DC Electrical Characteristics table Removed $I_{OS}$ parameter from DC Electrical Characteristics table Updated Ordering Information table