

OPA4830 Quad, Low-Power, Single-Supply, Wideband Operational Amplifier

1 Features

- High bandwidth:
 - 230MHz (gain = +1)
 - 100MHz (gain = +2)
- Low supply current: 4.4mA/ch ($V_S = 5V$)
- Flexible supply range:
 - Dual supply: $\pm 1.5V$ to $\pm 5.5V$
 - Single supply: 3V to 11V
- Input range includes ground on single supply
- 4.91V output swing on 5V supply
- High slew rate: 560V/ μs
- Low input voltage noise: 9.2nV/ $\sqrt{Hz}$
- Available in a TSSOP-14 package

2 Applications

- Single-supply analog-to-digital converter (ADC) input buffers
- Single-supply video line drivers
- CCD imaging channels
- Active filters
- PLL integrators
- Portable consumer electronics

3 Description

The OPA4830 is a quad, low-power, single-supply, wideband, voltage-feedback amplifier designed to operate on a single 3V or 5V supply. Operation on $\pm 5V$ or $\pm 10V$ supplies is also supported. The input range extends less than the negative supply and to within 1.8V of the positive supply. Using complementary common-emitter outputs provides an output swing to within 220mV of either supply while driving 150 Ω . High output drive current ($\pm 80mA$) and low differential gain and phase errors also make this amplifier an excellent choice for single-supply consumer video products.


Low distortion operation is specified by the high gain bandwidth product (110MHz) and slew rate (560V/ μs), making the OPA4830 an excellent input buffer stage to 3V and 5V CMOS analog-to-digital converters (ADCs). Unlike other low-power, single-supply amplifiers, distortion performance improves as the signal swing is decreased. A low 9.2nV/ $\sqrt{Hz}$ input voltage noise supports wide dynamic range operation.

The OPA4830 is available in an industry-standard, quad pinout TSSOP-14 package.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
OPA4830	PW (TSSOP, 14)	5mm × 6.4mm

- (1) For all available packages, see [Section 11](#).
 (2) The package size (length × width) is a nominal value and includes pins, where applicable.



DC-Coupled, 3.3V ADC Driver



Table of Contents

1 Features	1	6.12 Typical Characteristics: $V_S = 3V$	20
2 Applications	1	6.13 Typical Characteristics: $V_S = 3V$, Differential Configuration.....	23
3 Description	1	7 Parameter Measurement Information	24
4 Related Products	2	8 Application and Implementation	25
5 Pin Configuration and Functions	3	8.1 Application Information.....	25
6 Specifications	4	8.2 Power Supply Recommendations.....	39
6.1 Absolute Maximum Ratings.....	4	8.3 Layout.....	40
6.2 ESD Ratings.....	4	9 Device and Documentation Support	42
6.3 Recommended Operating Conditions.....	4	9.1 Device Support.....	42
6.4 Thermal Information.....	4	9.2 Receiving Notification of Documentation Updates.....	42
6.5 Electrical Characteristics $V_S = \pm 5V$	5	9.3 Support Resources.....	42
6.6 Electrical Characteristics $V_S = 5V$	7	9.4 Trademarks.....	42
6.7 Electrical Characteristics $V_S = 3V$	9	9.5 Electrostatic Discharge Caution.....	42
6.8 Typical Characteristics: $V_S = \pm 5V$	11	9.6 Glossary.....	42
6.9 Typical Characteristics: $V_S = \pm 5V$, Differential Configuration.....	14	10 Revision History	43
6.10 Typical Characteristics: $V_S = 5V$	15	11 Mechanical, Packaging, and Orderable Information	43
6.11 Typical Characteristics: $V_S = 5V$, Differential Configuration.....	19		

4 Related Products

DESCRIPTION	SINGLES	DUALS	TRIPLES	QUADS
Rail-to-rail	OPA830	OPA2830	—	—
Rail-to-rail fixed-gain	OPA832	OPA2832	OPA3832	—
General-purpose (1800V/ μ s slew rate)	OPA690	OPA2690	OPA3690	—
Low-noise, high dc precision	OPA820	OPA2822	—	OPA4820

5 Pin Configuration and Functions

Top View

TSSOP




Figure 5-1. PW Package, 14-Pin TSSOP (Top View)

Table 5-1. Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
–Input A	2	Input	Inverting input, channel A
–Input B	6	Input	Inverting input, channel B
–Input C	9	Input	Inverting input, channel C
–Input D	13	Input	Inverting input, channel D
+Input A	3	Input	Noninverting input, channel A
+Input B	5	Input	Noninverting input, channel B
+Input C	10	Input	Noninverting input, channel C
+Input D	12	Input	Noninverting input, channel D
Output A	1	Output	Output, channel A
Output B	7	Output	Output, channel B
Output C	8	Output	Output, channel C
Output D	14	Output	Output, channel D
–V	11	Power	Negative (lowest) supply
+V	4	Power	Positive (highest) supply

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V_{S-} to V_{S+}	Power supply		± 6.5	V_{DC}
	Internal power dissipation	See <i>Thermal Information Table</i>		
V_{ID}	Differential input voltage		± 2.5	V
V_I	Input voltage	$(V_{S-}) - 0.5V$	$(V_{S+}) + 0.3V$	V
T_J	Junction temperature		150	°C
T_{stg}	Storage temperature	–65	125	°C

- (1) Operation outside the *Absolute Maximum Ratings* causes permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device can not be fully functional, and this can affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	± 2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	± 1000	

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_S	Total supply voltage	3	10	11	V
T_A	Operating temperature	–40		85	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		OPA4830	UNIT
		PW (TSSOP)	
		14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	109.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	36.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	66.0	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.6	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	65.2	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics $V_S = \pm 5V$

at $T_A = 25^\circ C^{(1)}$, $G = +2$, $R_F = 750\Omega$, $R_L = 150\Omega$ to GND, and $R_{SRC} = 375\Omega$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
AC PERFORMANCE					
Small-signal bandwidth	G = +1, V _O ≤ 0.2V _{PP}	290		MHz	
	G = +2, V _O ≤ 0.2V _{PP}	66	100		
	G = +5, V _O ≤ 0.2V _{PP}	16	30		
	G = +10, V _O ≤ 0.2V _{PP}	8	13		
Gain bandwidth product	G ≥ +10	80	130	MHz	
Peaking at a gain of +1	V _O ≤ 0.2V _{PP}	4		dB	
Slew rate	G = +2, 2V step, 20% to 80%	275	560	V/μs	
Rise time	0.5V step, 20% to 80%	3.4		5.9	ns
Fall time	0.5V step, 20% to 80%	3.6		6.0	ns
Settling time to 0.1%	G = +2, 1V step	43		64	ns
Harmonic distortion	2nd-harmonic, V _O = 2V _{PP} , f = 5MHz, R _L = 150Ω	−55	−62	dBc	
	2nd-harmonic, V _O = 2V _{PP} , f = 5MHz, R _L ≥ 500Ω	−58	−66		
	3rd-harmonic, V _O = 2V _{PP} , f = 5MHz, R _L = 150Ω	−50	−59		
	3rd-harmonic, V _O = 2V _{PP} , f = 5MHz, R _L ≥ 500Ω	−65	−77		
Input voltage noise	f > 1MHz	5.6		10.6	nV/√Hz
	f > 1MHz, T _A = −40°C to +85°C			11.6	
Input current noise	f > 1MHz	3.7		5.4	pA/√Hz
	f > 1MHz, T _A = −40°C to +85°C			6.4	
DC PERFORMANCE					
Open-loop voltage gain	V _O = ±1V	66	74	dB	
	V _O = ±1V, T _A = −40°C to +85°C	64			
Input offset voltage		±1.5		±7.5	mV
	T _A = −40°C to +85°C			±9.3	
Average offset voltage drift	T _A = −40°C to +85°C			±27	μV/°C
Input bias current	V _{CM} = 2V	5		18	μA
	V _{CM} = 2V, T _A = −40°C to +85°C			19	
Input bias current drift	V _{CM} = 0V, T _A = −40°C to +85°C			±46	nA/°C
Input offset current	V _{CM} = 2V	±0.2		±1.1	μA
	V _{CM} = 2V, T _A = −40°C to +85°C			±1.5	
Input offset current drift	V _{CM} = 0V, T _A = −40°C to +85°C			±6	nA/°C
INPUT					
Negative input voltage	0.4V step	−5.5		−5.4	V
	0.4V step, T _A = −40°C to +85°C			−5.2	
Positive input voltage	0.4V step	3.1	3.2	V	
	0.4V step, T _A = −40°C to +85°C	2.9			
Common-mode rejection ratio (CMRR)	Input-referred	76	80	dB	
	Input-referred, T _A = −40°C to +85°C	71			
Input impedance	Differential mode	10 2.1		kΩ pF	
	Common-mode	400 1.2			

6.5 Electrical Characteristics $V_S = \pm 5V$ (continued)

at $T_A = 25^\circ\text{C}$ ⁽¹⁾, $G = +2$, $R_F = 750\Omega$, $R_L = 150\Omega$ to GND, and $R_{SRC} = 375\Omega$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
OUTPUT					
Output voltage swing	$R_L = 1k\Omega$ to GND	± 4.86	± 4.88		V
	$R_L = 1k\Omega$ to GND, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$	± 4.84			
	$R_L = 150\Omega$ to GND	± 4.60	± 4.64		
	$R_L = 150\Omega$ to GND, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$	± 4.56			
Current output, sinking and sourcing	$V_O = \pm 2.75V$, $V_{OS} = 20mV$	± 63	± 82		mA
	$V_O = \pm 2.75V$, $V_{OS} = 20mV$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$	± 53			
Short-circuit current	Output shorted to ground		120		mA
Closed-loop output impedance	$G = +2$, $f \leq 100kHz$		0.03		Ω
POWER SUPPLY					
Quiescent current		15.2	18	21.2	mA
Quiescent current	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$	12.4		24.4	mA
Power-supply rejection ratio (–PSRR)	Input-referred, 1V step	61	66		dB
	Input-referred, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$	59			

(1) Junction temperature = ambient for 25°C specifications.

6.6 Electrical Characteristics $V_S = 5V$

at $T_A = 25^\circ C^{(1)}$, $G = +2$, $R_F = 750\Omega$, and $R_L = 150\Omega$ to GND (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
AC PERFORMANCE					
Small-signal bandwidth	$G = +1$, $V_O \leq 0.2V_{PP}$		230		MHz
	$G = +2$, $V_O \leq 0.2V_{PP}$	70	100		
	$G = +5$, $V_O \leq 0.2V_{PP}$	15	21		
	$G = +10$, $V_O \leq 0.2V_{PP}$	7	10		
Gain bandwidth product	$G \geq +10$	75	100		MHz
Peaking at a gain of +1	$V_O \leq 0.2V_{PP}$		4		dB
Slew rate	$G = +2$, 2V step, 20% to 80%	270	500		V/ μs
Rise time	0.5V step, 20% to 80%		3.4	5.8	ns
Fall time	0.5V step, 20% to 80%		3.4	5.8	ns
Settling time to 0.1%	$G = +2$, 1V step		44	65	ns
Harmonic distortion	2nd-harmonic, $V_O = 2V_{PP}$, $f = 5MHz$, $R_L = 150\Omega$	-52	-58		dBc
	2nd-harmonic, $V_O = 2V_{PP}$, $f = 5MHz$, $R_L \geq 500\Omega$	-56	-62		
	3rd-harmonic, $V_O = 2V_{PP}$, $f = 5MHz$, $R_L = 150\Omega$	-50	-58		
	3rd-harmonic, $V_O = 2V_{PP}$, $f = 5MHz$, $R_L \geq 500\Omega$	-65	-84		
Input voltage noise	$f > 1MHz$		5.8	10.3	nV/ $\sqrt{Hz}$
	$f > 1MHz$, $T_A = -40^\circ C$ to $+85^\circ C$			11.3	
Input current noise	$f > 1MHz$		4	5.4	pA/ $\sqrt{Hz}$
	$f > 1MHz$, $T_A = -40^\circ C$ to $+85^\circ C$			6.4	
All Hostile Crosstalk, Input - Referred	3 Channels Driven at 5MHz, 1VPP, 4th Channel Measured		-62		dB
DC PERFORMANCE					
Open-loop voltage gain	$V_O = \pm 1V$	66	72		dB
	$V_O = \pm 1V$, $T_A = -40^\circ C$ to $+85^\circ C$	64			
Input offset voltage			± 0.5	± 5.5	mV
	$T_A = -40^\circ C$ to $+85^\circ C$			± 7.0	
Average offset voltage drift	$T_A = -40^\circ C$ to $+85^\circ C$			± 22	$\mu V/^\circ C$
Input bias current	$V_{CM} = 2.5V$		+5	+18	μA
	$V_{CM} = 2.5V$, $T_A = -40^\circ C$ to $+85^\circ C$			+18	
Input bias current drift	$V_{CM} = 2.5V$, $T_A = -40^\circ C$ to $+85^\circ C$			± 46	nA/ $^\circ C$
Input offset current	$V_{CM} = 2.5V$		± 0.2	± 0.9	μA
	$V_{CM} = 2.5V$, $T_A = -40^\circ C$ to $+85^\circ C$			± 1.3	
Input offset current drift	$V_{CM} = 2.5V$, $T_A = -40^\circ C$ to $+85^\circ C$			± 6	nA/ $^\circ C$
INPUT					
Negative input voltage	0.4V step		-0.5	-0.4	V
	0.4V step, $T_A = -40^\circ C$ to $+85^\circ C$			-0.2	
Positive input voltage	0.4V step	3.1	3.2		V
	0.4V step, $T_A = -40^\circ C$ to $+85^\circ C$	2.9			
Common-mode rejection ratio (CMRR)	Input-referred	76	80		dB
	Input-referred, $T_A = -40^\circ C$ to $+85^\circ C$	71			
Input impedance	Differential mode		10 2.1		k Ω pF
	Common-mode		400 1.2		

6.6 Electrical Characteristics $V_S = 5V$ (continued)

at $T_A = 25^\circ\text{C}$ ⁽¹⁾, $G = +2$, $R_F = 750\Omega$, and $R_L = 150\Omega$ to GND (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
OUTPUT					
Output voltage swing low	$G = +5$, $R_L = 1k\Omega$ to 2.5V			0.09	V
	$G = +5$, $R_L = 1k\Omega$ to 2.5V, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$			0.13	
	$G = +5$, $R_L = 150\Omega$ to 2.5V			0.21	
	$G = +5$, $R_L = 150\Omega$ to 2.5V, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$			0.26	
Output voltage swing high	$G = +5$, $R_L = 1k\Omega$ to 2.5V	4.91			V
	$G = +5$, $R_L = 1k\Omega$ to 2.5V, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$	4.87			
	$G = +5$, $R_L = 150\Omega$ to 2.5V	4.78			
	$G = +5$, $R_L = 150\Omega$ to 2.5V, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$	4.72			
Current output, sinking and sourcing	$V_O = \pm 0.88V$, $V_{OS} = 20mV$	± 58	± 75		mA
	$V_O = \pm 0.88V$, $V_{OS} = 20mV$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$	± 50			
Short-circuit current	Output shorted to either supply		125		mA
Closed-loop output impedance	$G = +2$, $f \leq 100kHz$		0.06		Ω
POWER SUPPLY					
Quiescent current		14.8	17.6	20	mA
	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$	12.4		22.8	
Quiescent Current	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	12.4		25.2	mA
Power-supply rejection ratio (PSRR)	Input-referred, 0.5V step	61	66		dB
	Input-referred, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$	59			

(1) Junction temperature = ambient for $+25^\circ\text{C}$ specifications.

6.7 Electrical Characteristics $V_S = 3V$

at $T_A = 25^\circ\text{C}$ ⁽¹⁾, $G = +2$, $R_F = 750\Omega$, and $R_L = 150\Omega$ to $V_S/3$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
AC PERFORMANCE					
Small-signal bandwidth	G = +2, V _O ≤ 0.2V _{PP}	70	90		MHz
	G = +5, V _O ≤ 0.2V _{PP}	15	20		
	G = +10, V _O ≤ 0.2V _{PP}	7.5	9		
Gain bandwidth product	G ≥ +10	75	90		MHz
Slew rate	G = +2, 1V step, 20% to 80%	135	220		V/μs
Rise time	0.5V step, 20% to 80%		3.4	5.6	ns
Fall time	0.5V step, 20% to 80%		3.4	5.6	ns
Settling time to 0.1%	G = +2, 1V step		46	73	ns
Harmonic distortion	2nd-harmonic, V _O = 1V _{PP} , f = 5MHz, R _L = 150Ω	−56	−60		dBc
	2nd-harmonic, V _O = 1V _{PP} , f = 5MHz, R _L ≥ 500Ω	−59	−64		
	3rd-harmonic, V _O = 1V _{PP} , f = 5MHz, R _L = 150Ω	−59	−68		
	3rd-harmonic, V _O = 1V _{PP} , f = 5MHz, R _L ≥ 500Ω	−65	−72		
Input voltage noise	f > 1MHz		5.8	10.3	nV/√Hz
	f > 1MHz, T _A = 0°C to 70°C			10.8	
Input current noise	f > 1MHz		4	5.4	pA/√Hz
	f > 1MHz, T _A = 0°C to 70°C			6.2	
DC PERFORMANCE					
Open-loop voltage gain	V _O = ±0.5V	66	72		dB
	V _O = ±0.5V, T _A = 0°C to 70°C	65			
Input offset voltage			±1.5	±7.5	mV
	T _A = 0°C to 70°C			±8.7	
Average offset voltage drift	T _A = 0°C to 70°C			±27	μV/°C
Input bias current	V _{CM} = 1.0V		+5	+18	μA
	V _{CM} = 1.0V, T _A = 0°C to 70°C			±18	
Input bias current drift	V _{CM} = 1.0V, T _A = 0°C to 70°C			±44	nA/°C
Input offset current	V _{CM} = 1.0V		±0.2	±1.1	μA
	V _{CM} = 1.0V, T _A = 0°C to 70°C			±1.3	
Input offset current drift	V _{CM} = 1.0V, T _A = 0°C to 70°C			±5	nA/°C
INPUT					
Negative input voltage	0.4V step		−0.45	−0.4	V
	T _A = 0°C to +70°C, 0.4V step			−0.27	
Positive input voltage	0.4V step	1.1	1.2		V
	T _A = 0°C to +70°C, 0.4V step	1			
Common-mode rejection ratio (CMRR)	Input-referred	74	80		dB
	Input-referred, T _A = 0°C to 70°C	72			dB
Input impedance	Differential mode		10 2.1		kΩ pF
	Common-mode		400 1.2		
OUTPUT					
Current output, sinking and sourcing	V _O = ±0.125V, V _{OS} = 20mV	±20	±30		mA
	V _O = ±0.125V, V _{OS} = 20mV, T _A = 0°C to 70°C	±18			
Short-circuit current	Output shorted to either supply		120		mA
Closed-loop output impedance	G = +2, f ≤ 100kHz		0.06		Ω

6.7 Electrical Characteristics $V_S = 3V$ (continued)

at $T_A = 25^\circ\text{C}$ ⁽¹⁾, $G = +2$, $R_F = 750\Omega$, and $R_L = 150\Omega$ to $V_S/3$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY					
Quiescent current		14	17.2	19.6	mA
	$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$	12.4		22	
Quiescent current at 2.8V supply		13.2	17.2	19.2	mA
	$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$	12.4		22	
Power-supply rejection ratio (PSRR)	Input-referred, 0.3V step	60	64		dB
	Input-referred, $T_A = 0^\circ\text{C}$ to 70°C	58			

(1) Junction temperature = ambient for $+25^\circ\text{C}$ specifications.

6.8 Typical Characteristics: $V_S = \pm 5V$

at $T_A = 25^\circ C$, $G = +2V/V$, $R_F = 750\Omega$, and $R_L = 150\Omega$ to GND (unless otherwise noted); see Figure 8-3




Figure 6-1. Noninverting Small-Signal Frequency Response




Figure 6-2. Inverting Small-Signal Frequency Response




Figure 6-3. Noninverting Large-Signal Frequency Response




Figure 6-4. Inverting Large-Signal Frequency Response




Figure 6-5. Noninverting Pulse Response




Figure 6-6. Inverting Pulse Response

6.8 Typical Characteristics: $V_S = \pm 5V$ (continued)

at $T_A = 25^\circ C$, $G = +2V/V$, $R_F = 750\Omega$, and $R_L = 150\Omega$ to GND (unless otherwise noted); see Figure 8-3




Figure 6-7. Harmonic Distortion vs Load Resistance




Figure 6-8. 5MHz Harmonic Distortion vs Supply Voltage




Figure 6-9. Harmonic Distortion vs Output Voltage




Figure 6-10. Harmonic Distortion vs Frequency




Figure 6-11. Two-Tone, 3rd-Order Intermodulation Spurious




Figure 6-12. Supply and Output Current vs Temperature

6.8 Typical Characteristics: $V_S = \pm 5V$ (continued)

at $T_A = 25^\circ C$, $G = +2V/V$, $R_F = 750\Omega$, and $R_L = 150\Omega$ to GND (unless otherwise noted); see Figure 8-3




Figure 6-13. Frequency Response vs Capacitive Load




Figure 6-14. Recommended R_S vs Capacitive Load




Figure 6-15. Output Swing vs Load Resistance




Figure 6-16. Output Voltage and Current Limitations

6.9 Typical Characteristics: $V_S = \pm 5V$, Differential Configuration

At $T_A = 25^\circ C$, $R_F = 604\Omega$ (see Figure 7-1), and $R_L = 500\Omega$ (unless otherwise noted)




Figure 6-17. Differential Small-Signal Frequency Response




Figure 6-18. Differential Large-Signal Frequency Response




Figure 6-19. Differential Distortion vs Load Resistance




Figure 6-20. Differential Distortion vs Frequency




Figure 6-21. Differential Distortion vs Output Voltage

6.10 Typical Characteristics: $V_S = 5V$

at $T_A = 25^\circ C$, $G = +2V/V$, $R_F = 750\Omega$, $R_L = 150\Omega$ to $V_S/2$, and input $V_{CM} = 2.5V$ (unless otherwise noted); see Figure 8-1




Figure 6-22. Noninverting Small-Signal Frequency Response




Figure 6-23. Inverting Small-Signal Frequency Response




Figure 6-24. Noninverting Large-Signal Frequency Response




Figure 6-25. Inverting Large-Signal Frequency Response




Figure 6-26. Noninverting Pulse Response




Figure 6-27. Inverting Pulse Response

6.10 Typical Characteristics: $V_S = 5V$ (continued)

at $T_A = 25^\circ C$, $G = +2V/V$, $R_F = 750\Omega$, $R_L = 150\Omega$ to $V_S/2$, and input $V_{CM} = 2.5V$ (unless otherwise noted); see Figure 8-1




Figure 6-28. Harmonic Distortion vs Load Resistance




Figure 6-29. Harmonic Distortion vs Frequency




Figure 6-30. Harmonic Distortion vs Output Voltage




Figure 6-31. Harmonic Distortion vs Noninverting Gain




Figure 6-32. Harmonic Distortion vs Inverting Gain




Figure 6-33. Two-Tone, 3rd-Order Intermodulation Spurious

6.10 Typical Characteristics: $V_S = 5V$ (continued)

at $T_A = 25^\circ\text{C}$, $G = +2V/V$, $R_F = 750\Omega$, $R_L = 150\Omega$ to $V_S/2$, and input $V_{CM} = 2.5V$ (unless otherwise noted); see Figure 8-1




Figure 6-34. Input Voltage and Current Noise Density




Figure 6-35. Closed-Loop Output Impedance vs Frequency




Figure 6-36. Recommended R_S vs Capacitive Load




Figure 6-37. Frequency Response vs Capacitive Load




Figure 6-38. Open-Loop Gain and Phase




Figure 6-39. Voltage Ranges vs Temperature

6.10 Typical Characteristics: $V_S = 5V$ (continued)

at $T_A = 25^\circ\text{C}$, $G = +2V/V$, $R_F = 750\Omega$, $R_L = 150\Omega$ to $V_S/2$, and input $V_{CM} = 2.5V$ (unless otherwise noted); see Figure 8-1




Figure 6-40. Typical DC Drift Over Temperature




Figure 6-41. Supply and Output Current vs Temperature




Figure 6-42. CMRR and PSRR vs Frequency




Figure 6-43. Output Voltage Swing vs Output Current

6.11 Typical Characteristics: $V_S = 5V$, Differential Configuration

at $T_A = 25^\circ C$, $R_F = 604\Omega$, and $R_L = 500\Omega$ differential; see Figure 7-2 (unless otherwise noted)




Figure 6-44. Differential Small-Signal Frequency Response




Figure 6-45. Differential Large-Signal Frequency Response




Figure 6-46. Differential Distortion vs Load Resistance




Figure 6-47. Differential Distortion vs Frequency




Figure 6-48. Differential Distortion vs Output Voltage

6.12 Typical Characteristics: $V_S = 3V$

at $T_A = 25^\circ\text{C}$, $G = +2V/V$, and $R_L = 150\Omega$ to $V_S/3$ (unless otherwise noted); see also Figure 8-2




Figure 6-49. Noninverting Small-Signal Frequency Response




Figure 6-50. Inverting Small-Signal Frequency Response




Figure 6-51. Noninverting Large-Signal Frequency Response




Figure 6-52. Inverting Large-Signal Frequency Response




Figure 6-53. Noninverting Pulse Response




Figure 6-54. Inverting Pulse Response

6.12 Typical Characteristics: $V_S = 3V$ (continued)

at $T_A = 25^\circ\text{C}$, $G = +2V/V$, and $R_L = 150\Omega$ to $V_S/3$ (unless otherwise noted); see also Figure 8-2




Figure 6-55. Harmonic Distortion vs Load Resistance




Figure 6-56. Harmonic Distortion vs Output Voltage




Figure 6-57. Harmonic Distortion vs Frequency




Figure 6-58. Two-Tone, 3rd-Order Intermodulation Spurious




Figure 6-59. Recommended R_S vs Capacitive Load




Figure 6-60. Frequency Response vs Capacitive Load

6.12 Typical Characteristics: $V_S = 3V$ (continued)

at $T_A = 25^\circ\text{C}$, $G = +2V/V$, and $R_L = 150\Omega$ to $V_S/3$ (unless otherwise noted); see also [Figure 8-2](#)




Figure 6-61. Output Swing vs Load Resistance

6.13 Typical Characteristics: $V_S = 3V$, Differential Configuration

at $T_A = 25^\circ\text{C}$, $R_F = 604\Omega$, and $R_L = 500\Omega$ differential; see Figure 7-3 (unless otherwise noted)




Figure 6-62. Differential Small-Signal Frequency Response




Figure 6-63. Differential Large-Signal Frequency Response




Figure 6-64. Differential Distortion vs Load Resistance




Figure 6-65. Differential Distortion vs Frequency




Figure 6-66. Differential Distortion vs Output Voltage

7 Parameter Measurement Information




Figure 7-1. 10V Differential Configuration Test Circuit




Figure 7-2. 5V Differential Configuration Test Circuit




Figure 7-3. 3V Differential Configuration Test Circuit

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Wideband Voltage-Feedback Operation

The OPA4830 is a unity-gain stable, very high-speed voltage-feedback op amp designed for single-supply operation (+3V to +10V). The input stage supports input voltages below ground and to within 1.7V of the positive supply. The complementary common-emitter output stage provides an output swing to within 25mV of ground and the positive supply. The OPA4830 is compensated to provide stable operation with a wide range of resistive loads.

Figure 8-1 shows the ac-coupled, gain of +2V/V configuration used for the +5V electrical and typical characteristics. For test purposes, the input impedance is set to 50Ω with a resistor to ground. Voltage swings reported in the *Electrical Characteristics* $V_S = 5V$ are taken directly at the input and output pins. For the circuit of Figure 8-1, the total effective load on the output at high frequencies is $150\Omega \parallel 1500\Omega$. The 1.5kΩ resistors at the noninverting input provide the common-mode bias voltage. This parallel combination equals the dc resistance at the inverting input (R_F), reducing the dc output offset because of input bias current.




Figure 8-1. AC-Coupled, $G = +2V/V$, +5V Single-Supply Specification and Test Circuit

Figure 8-2 shows the ac-coupled, gain of $+2V/V$ configuration used for the $+3V$ electrical and typical characteristics. For test purposes, the input impedance is set to 50Ω with a resistor to ground. Voltage swings reported in the *Electrical Characteristics* $V_S = 3V$ are taken directly at the input and output pins. For the circuit of Figure 8-2, the total effective load on the output at high frequencies is $150\Omega \parallel 1500\Omega$. The $1.13k\Omega$ and $2.26k\Omega$ resistors at the noninverting input provide the common-mode bias voltage. The parallel combination equals the dc resistance at the inverting input (R_F), reducing the dc output offset as a result of input bias current.




Figure 8-2. AC-Coupled, $G = +2V/V$, $+3V$ Single-Supply Specification and Test Circuit

Figure 8-3 illustrates the dc-coupled, gain of $+2V/V$, dual power-supply circuit configuration used as the basis of the $\pm 5V$ electrical and typical characteristics. For test purposes, the input impedance is set to 50Ω with a resistor to ground and the output impedance is set to 150Ω with a series output resistor. Voltage swings reported in the specifications are taken directly at the input and output pins. For the circuit of Figure 8-3, the total effective load is $150\Omega \parallel 1.5k\Omega$. Two optional components are included in Figure 8-3. An additional resistor (348Ω) is included in series with the noninverting input. Combined with the 25Ω dc source resistance looking back towards the signal generator, this gives an input bias current canceling resistance that matches the 375Ω source resistance seen at the inverting input (see the [DC Accuracy and Offset Control](#) section). In addition to the usual power-supply decoupling capacitors to ground, a $0.01\mu F$ capacitor is included between the two power-supply pins. In practical printed circuit board layouts, this optional capacitor typically improves the 2nd-harmonic distortion performance by 3dB to 6dB.




Figure 8-3. DC-Coupled, $G = +2V/V$, Bipolar Supply Specification and Test Circuit

8.1.2 DC Level-Shifting

Figure 8-4 shows a DC-coupled noninverting amplifier that level-shifts the input up to accommodate the desired output voltage range. Given the desired signal gain (G), and the amount V_{OUT} needs to be shifted up (ΔV_{OUT}) when V_{IN} is at the center of the range, Equation 1 and Equation 2 give the resistor values that produce the desired performance. Assume that R_4 is between 200Ω and $1.5k\Omega$.

$$\begin{aligned} NG &= G + V_{OUT}/V_S \\ R_1 &= R_4/G \\ R_2 &= R_4/(NG - G) \\ R_3 &= R_4/(NG - 1) \end{aligned} \quad (1)$$

where:

$$\begin{aligned} NG &= 1 + R_4/R_3 \\ V_{OUT} &= (G)V_{IN} + (NG - G)V_S \end{aligned} \quad (2)$$

Make sure that V_{IN} and V_{OUT} stay within the specified input and output voltage ranges.




Figure 8-4. DC Level-Shifting

The front-page circuit is a good example of this type of application. The device was designed to take V_{IN} between $0V$ and $0.5V$ and produce V_{OUT} between $1V$ and $2V$ when using a $+3V$ supply. This output means $G = 2.00$, and $\Delta V_{OUT} = 1.50V - G \times 0.25V = 1.00V$. Plugging these values into Equation 1 and Equation 2 (with $R_4 = 750\Omega$) gives: $NG = 2.33$, $R_1 = 375\Omega$, $R_2 = 2.25k\Omega$, and $R_3 = 563\Omega$. The resistors were changed to the nearest standard values for the front-page circuit.

8.1.3 AC-Coupled Output Video Line Driver

Low-power and low-cost video line drivers often buffer digital-to-analog converter (DAC) outputs with a gain of 2V/V into a doubly-terminated line. Those interfaces typically require a dc blocking capacitor. For a simple design, that interface often has used a very large value blocking capacitor (220 μ F) to limit tilt, or SAG, across the frames. Figure 8-5 shows one approach to creating a very low high-pass pole location using much lower capacitor values. This circuit gives a voltage gain of 2 at the output pin with a high-pass pole at 8Hz. Given the 150 Ω load, a simple blocking capacitor approach requires a 133 μ F value. The two much-lower-valued capacitors give this same low-pass pole using this simple SAG correction circuit of Figure 8-5.




Figure 8-5. Video Line Driver With SAG Correction

The input is shifted slightly positive in Figure 8-5 using the voltage divider from the positive supply. This configuration gives about a 200mV input dc offset that shows up at the output pin as a 400mV dc offset when the DAC output is at zero current during the sync tip portion of the video signal. This offset acts to hold the output in the linear operating region. This circuit then passes on any power-supply noise to the output with a gain of approximately -20 dB, so good supply decoupling is recommended on the power-supply pin. Figure 8-6 shows the frequency response for the circuit of Figure 8-5. This plot shows the 8Hz low-frequency high-pass pole and a high-end cutoff at approximately 100MHz.




Figure 8-6. Video Line Driver Response to Matched Load

8.1.4 Noninverting Amplifier With Reduced Peaking

Figure 8-7 shows a noninverting amplifier that reduces peaking at low gains. The resistor R_C compensates the OPA4830 to have higher noise gain (NG), which reduces the ac response peaking (typically 5dB at $G = +1V/V$ without R_C) without changing the dc gain. V_{IN} needs to be a low-impedance source, such as an op amp. The resistor values are low to reduce noise. Using both R_T and R_F helps minimize the impact of parasitic impedance.




Figure 8-7. Compensated Noninverting Amplifier

The noise gain can be calculated as shown in Equation 3, Equation 4, and Equation 5:

$$G_1 = 1 + \frac{R_F}{R_G} \quad (3)$$

$$G_2 = 1 + \frac{R_T + \frac{R_F}{G_1}}{R_C} \quad (4)$$

$$NG = G_1 \times G_2 \quad (5)$$

A unity-gain buffer can be designed by selecting $R_T = R_F = 20.0\Omega$ and $R_C = 40.2\Omega$ (do not use R_G). This circuit gives a noise gain of 2V/V, so the response is similar to the characteristics plots with $G = +2V/V$. Decreasing R_C to 20.0Ω increases the noise gain to 3V/V, which typically gives a flat frequency response, but with less bandwidth.

The circuit in Figure 8-1 can be redesigned to have less peaking by increasing the noise gain to 3. This increase is accomplished by adding $R_C = 2.55k\Omega$ across the op amp inputs.

8.1.5 Single-Supply Active Filter

The OPA4830, while operating on a single +3V or +5V supply, lends a well to high-frequency active filter designs. Again, the key additional requirement is to establish the dc operating point of the signal near the supply midpoint for highest dynamic range. Figure 8-8 shows an example design of a 1MHz low-pass Butterworth filter using the Sallen-Key topology.

Both the input signal and the gain setting resistor are ac-coupled using 0.1μF blocking capacitors (actually giving bandpass response with the low-frequency pole set to 32kHz for the component values shown). As discussed for Figure 8-1, this configuration allows the midpoint bias formed by the two 1.87kΩ resistors to appear at both the input and output pins. The midband signal gain is set to +4 (12dB) in this case. The capacitor to ground on the noninverting input is intentionally set larger to dominate input parasitic terms. At a gain of +4, the OPA4830 on a single supply shows 30MHz small- and large-signal bandwidth. The resistor values have been slightly adjusted to account for this limited bandwidth in the amplifier stage. Tests of this circuit show a precise 1MHz, –3dB point with a maximally-flat pass-band (above the 32kHz ac-coupling corner), and a maximum stop band attenuation of 36dB at the amplifier –3dB bandwidth of 30MHz.




Figure 8-8. Single-Supply, High-Frequency Active Filter

8.1.6 Differential Interface Applications

Dual and quad op amps are particularly designed to differential input to differential output applications. Typically, these op amps fall into either ADC input interface or line driver applications. Two basic approaches to differential I/O are noninverting or inverting configurations. Because the output is differential, the signal polarity is somewhat meaningless—the noninverting and inverting terminology applies here to where the input is brought into the OPA4830. Each has advantages and disadvantages. [Figure 8-9](#) shows a basic starting point for noninverting differential I/O applications.

This approach provides for a source termination impedance that is independent of the signal gain. For instance, simple differential filters can be included in the signal path right up to the noninverting inputs without interacting with the amplifier gain. The differential signal gain for the circuit of [Figure 8-9](#) is shown in [Equation 6](#):

$$\frac{V_O}{V_I} = A_D = 1 + 2 \times \frac{R_F}{R_G} \quad (6)$$

[Figure 8-9](#) shows the recommended value of 750Ω. However, the gain can be adjusted using just the R_G resistor.




Figure 8-9. Noninverting Differential I/O Amplifier

Various combinations of single-supply or ac-coupled gains can also be delivered using the basic circuit of Figure 8-9. Common-mode bias voltages on the two noninverting inputs pass on to the output with a gain of 1V/V because an equal dc voltage at each inverting node creates no current through R_G , giving that voltage a common-mode gain of 1 to the output.

Figure 8-10 shows a differential I/O stage configured as an inverting amplifier. In this case, the gain resistors (R_G) become the input resistance for the source. This configuration provides a better noise performance than the noninverting configuration, but does limit the flexibility in setting the input impedance separately from the gain.




Figure 8-10. Inverting Differential I/O Amplifier

The two noninverting inputs provide an easy common-mode control input. This control is particularly useful if the source is ac-coupled through either blocking caps or a transformer. In either case, the common-mode input voltages on the two noninverting inputs again have a gain of 1 to the output pins, giving an easy common-mode control for single-supply operation. The input resistors can be adjusted to the desired gain but also change the input impedance as well. The differential gain for this circuit is shown in Equation 7:

$$\frac{V_O}{V_I} = -\frac{R_F}{R_G} \quad (7)$$

8.1.7 DC-Coupled Single-to-Differential Conversion

The previous differential output circuits were set up to receive a differential input as well as provide a differential output. Figure 8-11 illustrates one way to provide a single-to-differential conversion, with dc coupling, and independent output common-mode control using a quad op amp.

The circuit of Figure 8-11 provides several useful features for isolating the input signal from the final outputs. Using the first amplifier as a simple noninverting stage gives an independent adjustment on R_1 (to set the source loading) while the gain can be easily adjusting in this stage using the R_G resistor. The next stage allows a separate output common-mode level to be set up. The desired output common-mode voltage, V_{CM} , is cut in half and applied to the noninverting input of the second stage. The signal path in this stage sees a gain of $-1V/V$ while this $(1/2 \times V_{CM})$ voltage sees a gain of $+2V/V$. The output of this second stage is then the original common-mode voltage plus the inverted signal from the output of the first stage. The 2nd stage output appears directly at the output of the noninverting final stage. The inverting node of the inverting output stage is also biased to the common-mode voltage, equal to the common-mode voltage appearing at the output of the second stage, creating no current flow and placing the desired V_{CM} at the output of this stage as well.




Figure 8-11. Wideband, DC-Coupled, Single-to-Differential Conversion

8.1.8 Low-Power, Differential I/O, 4th-Order Active Filter

The OPA4830 can give a very capable gain block for active filters. The quad design lends a very well to differential active filters. Where the filter topology is looking for a simple gain function to implement the filter, the noninverting configuration is preferred to isolate the filter elements from the gain elements in the design. See [Figure 8-12](#) for an example of a 10MHz, 4th-order Butterworth, low-pass Sallen-Key filter. The design places the higher Q stage first to allow the lower Q 2nd stage to roll off the peaked noise of the first stage. The resistor values have been adjusted slightly to account for the amplifier group delay.




Figure 8-12. Low-Power, Differential I/O, 4th-Order Butterworth Active Filter

While this circuit is bipolar, using $\pm 5\text{V}$ supplies, can easily be adapted to single-supply operation. This configuration adds two real zeroes in the response, transforming this circuit into a bandpass. The frequency response for the filter of Figure 8-12 is illustrated in Figure 8-13.




Figure 8-13. Differential 4th-Order, 10MHz Butterworth Filter

8.1.9 Dual-Channel, Differential ADC Driver

Where a low-noise, single-supply, interface to a differential input $+5\text{V}$ ADC is required, the circuit of Figure 8-14 can provide a high dynamic range, medium gain interface for dual high-performance ADCs. The circuit of Figure 8-14 uses two amplifiers in the differential inverting configuration. The common-mode voltage is set on the noninverting inputs to the supply mid-scale. In this example, the input signal is coupled in through a 1:2 transformer. This design provides both signal gain, single to differential conversion, and a reduction in noise figure. To show a 50Ω input impedance at the input to the transformer, two 200Ω resistors are required on the transformer secondary. These two resistors are also the amplifier gain elements. Because the same dc voltage appears on both inverting nodes in the circuit of Figure 8-14, no dc current flows through the transformer, giving a dc gain of 1 to the output for this common-mode voltage, V_{CM} .

The circuit of Figure 8-14 is particularly designed for a moderate resolution dual ADC used as I/Q samplers. The optional 500Ω resistors to ground on each amplifier output can be added to improve the 2nd- and 3rd-harmonic distortion by $>15\text{dB}$ if higher dynamic range is required.

The 5mA added output stage current significantly improves linearity if that is required. The measured 2nd-harmonic distortion is consistently lower than the 3rd-harmonics for this balanced differential design. Particularly helpful for this low-power design if there are no grounds in the signal path after the low-level signal at the transformer input. The two pull-down resistors do show a signal path ground and can be connected at the same physical point to ground, to eliminate imbalanced ground return currents from degrading 2nd-harmonic distortion.

8.1.10 Video Line Driving

Most video distribution systems are designed with 75Ω series resistors to drive a matched 75Ω cable. To deliver a net gain of 1 to the 75Ω matched load, the amplifier is typically set up for a voltage gain of $+2\text{V/V}$, compensating for the 6dB attenuation of the voltage divider formed by the series and shunt 75Ω resistors at either end of the cable.

The circuit of Figure 8-1 applies to this requirement if all references to 50Ω resistors are replaced by 75Ω values. Often, the amplifier gain is further increased to 2.2, which recovers the additional dc loss of a typical long cable run. This change can require the gain resistor (R_G) in Figure 8-1 to be reduced from 750Ω to 625Ω . In either case, both the gain flatness and the differential gain/phase performance of the OPA4830 provide exceptional results in video distribution applications. Differential gain and phase measure the change in overall small-signal gain and phase for the color sub-carrier frequency (3.58MHz in NTSC systems) versus changes in the large-signal output level (which represents luminance information in a composite video signal). The OPA4830, with the typical 150Ω load of a single matched video cable, shows less than $0.07\%/0.17^\circ$ differential gain/phase errors

over the standard luminance range for a positive video (negative sync) signal. Similar performance is observed for multiple video signals (see [Figure 8-15](#)).




Figure 8-14. Single-Supply Differential ADC Driver (1 of 2 channels)




Figure 8-15. Video Distribution Amplifier

8.1.11 4-Channel DAC Transimpedance Amplifier

High-frequency Digital-to-Analog Converters (DACs) require a low-distortion output amplifier to retain the SFDR performance into real-world loads. [Figure 8-16](#) illustrates a single-ended output drive implementation. In this circuit, only one side of the complementary output drive signal is used. The diagram shows the signal output current connected into the virtual ground-summing junction of the OPA4830, which is set up as a transimpedance stage or I-V converter. The unused current output of the DAC is connected to ground. If the DAC requires the outputs to be terminated to a compliance voltage other than ground for operation, then the appropriate voltage level can be applied to the noninverting input of the OPA4830.




Figure 8-16. Wideband, Low-Distortion DAC Transimpedance Amplifier

The dc gain for this circuit is equal to R_F . At high frequencies, the DAC output capacitance (C_D) produces a zero in the noise gain for the OPA4830 that can cause peaking in the closed-loop frequency response. C_F is added across R_F to compensate for this noise-gain peaking. To achieve a flat transimpedance frequency response, this pole in the feedback network can be set to:

$$\frac{1}{2\pi R_F C_F} = \sqrt{\frac{\text{GBP}}{4\pi R_F C_D}} \quad (8)$$

which gives a corner frequency $f_{-3\text{dB}}$ of approximately:

$$f_{-3\text{dB}} = \sqrt{\frac{\text{GBP}}{2\pi R_F C_D}} \quad (9)$$

8.1.12 Operating Suggestions: Optimizing Resistor Values

The OPA4830 is a unity-gain stable, voltage-feedback op amp; therefore, a wide range of resistor values can be used for the feedback and gain setting resistors. The primary limits on these values are set by dynamic range (noise and distortion) and parasitic capacitance considerations. For a noninverting unity-gain follower application, the feedback connection can be made with a direct short.

Less than 200Ω, the feedback network presents additional output loading that can degrade the harmonic distortion performance of the OPA4830. Above 1kΩ, the typical parasitic capacitance (approximately 0.2pF) across the feedback resistor can cause unintentional band limiting in the amplifier response.

Recommended to target the parallel combination of R_F and R_G (see [Figure 8-3](#)) to be less than about 400Ω. The combined impedance $R_F \parallel R_G$ interacts with the inverting input capacitance, placing an additional pole in the feedback network, and thus a zero in the forward response. Assuming a 2pF total parasitic on the inverting node, holding $R_F \parallel R_G < 400\Omega$ keeps this pole above 200MHz. This constraint implies that the feedback resistor R_F can increase to several kΩ at high gains. This increase is acceptable as long as the pole formed by R_F and any parasitic capacitance appearing in parallel is kept out of the frequency range of interest.

In the inverting configuration, an additional design consideration must be noted. R_G becomes the input resistor and therefore the load impedance to the driving source. If impedance matching is desired, R_G can be set equal to the required termination value. However, at low inverting gains, the resulting feedback resistor value can present a significant load to the amplifier output. For example, an inverting gain of 2 with a 50Ω input matching resistor ($= R_G$) requires a 100Ω feedback resistor, which can contribute to output loading in parallel with the external load. In such a case, preferable technique is to increase both the R_F and R_G values, and then achieve

the input matching impedance with a third resistor to ground (see [Figure 8-17](#)). The total input impedance becomes the parallel combination of R_G and the additional shunt resistor.

8.1.13 Bandwidth vs Gain: Noninverting Operation

Voltage-feedback op amps exhibit decreasing closed-loop bandwidth as the signal gain is increased. In theory, this relationship is described by the gain bandwidth product (GBP) shown in the *Electrical Characteristics*. Dividing GBP by the noninverting signal gain (also called the noise gain, or NG) predicts the closed-loop bandwidth. In practice, this calculation only holds true when the phase margin approaches 90° , similar to high-gain configurations. At low gains (increased feedback factors), most amplifiers exhibit a more complex response with lower phase margin. The OPA4830 is compensated to give a slightly peaked response in a noninverting gain of $2V/V$ (see [Figure 8-3](#)). This compensation results in a typical gain of $+2V/V$ bandwidth of 110MHz, far exceeding that predicted by dividing the 110MHz GBP by $2V/V$. Increasing the gain causes the phase margin to approach 90° and the bandwidth to more closely approach the predicted value of (GBP/NG). At a gain of $+10V/V$, the 11MHz bandwidth illustrated in the *Electrical Characteristics* agrees with that predicted using the simple formula and the typical GBP of 110MHz.

Frequency response in a gain of $+2V/V$ can be modified to achieve exceptional flatness simply by increasing the noise gain to $3V/V$. One way to do this, without affecting the $+2V/V$ signal gain, is to add a $2.55k\Omega$ resistor across the two inputs (see [Figure 8-7](#)). A similar technique can be used to reduce peaking in unity-gain (voltage follower) applications. For example, by using a 750Ω feedback resistor along with a 750Ω resistor across the two op amp inputs, the voltage follower response is similar to the gain of $+2V/V$ response of [Figure 8-2](#). Further reducing the value of the resistor across the op amp inputs further dampens the frequency response because of increased noise gain. The OPA4830 exhibits minimal bandwidth reduction going to single-supply ($+5V$) operation as compared with $\pm 5V$. This minimal reduction is because the internal bias control circuitry retains nearly constant quiescent current as the total supply voltage between the supply pins changes.

8.1.14 Inverting Amplifier Operation

All of the familiar op amp application circuits are available with the OPA4830 to the designer. See [Figure 8-17](#) for a typical inverting configuration where the I/O impedance and signal gain from [Figure 8-1](#) are retained in an inverting circuit configuration. Inverting operation is one of the more common requirements and offers several performance benefits. This also allows the input to be biased at $V_S/2$ without any headroom issues. The output voltage can be independently moved to be within the output voltage range with coupling capacitors, or bias adjustment resistors.




Figure 8-17. AC-Coupled, $G = -2V/V$ Example Circuit

In the inverting configuration, three key design considerations must be noted. The first consideration is that the gain resistor (R_G) becomes part of the signal channel input impedance. If input impedance matching is desired (which is beneficial whenever the signal is coupled through a cable, twisted pair, long PCB trace, or other

transmission line conductor), R_G can be set equal to the required termination value and R_F adjusted to give the desired gain. This approach is the simplest and results in optimum bandwidth and noise performance.

However, at low inverting gains, the resulting feedback resistor value can present a significant load to the amplifier output. For an inverting gain of 2, setting R_G to 50Ω for input matching eliminates the need for R_M but requires a 100Ω feedback resistor. This configuration has the interesting advantage of the noise gain becoming equal to 2 for a 50Ω source impedance—the same as the noninverting circuits considered above. The amplifier output now sees the 100Ω feedback resistor in parallel with the external load. In general, the feedback resistor is limited to the 200Ω to $1.5k\Omega$ range. In this case, preferable to increase both the R_F and R_G values, as shown in [Figure 8-17](#), and then achieve the input matching impedance with a third resistor (R_M) to ground. The total input impedance becomes the parallel combination of R_G and R_M .

The second major consideration, touched on in the previous paragraph, is that the signal source impedance becomes part of the noise gain equation and thus influences the bandwidth. For the example in [Figure 8-17](#), the R_M value combines in parallel with the external 50Ω source impedance (at high frequencies), yielding an effective driving impedance of $50\Omega \parallel 57.6\Omega = 26.8\Omega$. This impedance is added in series with R_G for calculating the noise gain. The resulting noise gain is 2.87 for [Figure 8-17](#), as opposed to only 2 if R_M can be eliminated as discussed above. The bandwidth is therefore lower for the gain of -2 circuit of [Figure 8-17](#) ($NG = +2.87$) than for the gain of $+2$ circuit of [Figure 8-1](#).

The third important consideration in inverting amplifier design is setting the bias current cancellation resistors on the noninverting input (a parallel combination of $R_T = 750\Omega$). If this resistor is set equal to the total dc resistance looking out of the inverting node, the output dc error (as a result of the input bias currents) is reduced to (input offset current) times R_F . With the dc blocking capacitor in series with R_G , the dc source impedance looking out of the inverting mode is simply $R_F = 750\Omega$ for [Figure 8-17](#). To reduce the additional high-frequency noise introduced by this resistor and power-supply feed-through, R_T is bypassed with a capacitor.

8.1.15 Output Current and Voltages

The OPA4830 provides outstanding output voltage capability. For the $+5V$ supply, under no-load conditions at $+25^\circ C$, the output voltage typically swings closer than $90mV$ to either supply rail.

The minimum specified output voltage and current specifications over temperature are set by worst-case simulations at the cold temperature extreme. Only at cold startup does the output current and voltage decrease to the numbers shown in the specification tables. As the output transistors deliver power, the junction temperatures increase, decreasing the V_{BE} s (increasing the available output voltage swing), and increasing the current gains (increasing the available output current). In steady-state operation, the available output voltage and current is always greater than that shown in the over-temperature specifications, because the output stage junction temperatures are higher than the minimum specified operating ambient temperature.

To maintain maximum output stage linearity, no output short-circuit protection is provided. This absence of protection is not normally a problem, because most applications include a series matching resistor at the output that limits the internal power dissipation if the output side of this resistor is shorted to ground. However, shorting the output pin directly to the adjacent positive power-supply pin (8-pin packages), in most cases, destroys the amplifier. If additional short-circuit protection is required, consider a small series resistor in the power-supply leads. This resistor reduces the available output voltage swing under heavy output loads.

8.1.16 Driving Capacitive Loads

One of the most demanding and yet very common load conditions for an op amp is capacitive loading. Often, the capacitive load is the input of an ADC—including additional external capacitance that can be recommended to improve ADC linearity. A high-speed, high open-loop gain amplifier such as the OPA4830 can be very susceptible to decreased stability and closed-loop response peaking when a capacitive load is placed directly on the output pin. When the primary considerations are frequency response flatness, pulse response fidelity, and/or distortion, the simplest and most effective design is to isolate the capacitive load from the feedback loop by inserting a series isolation resistor between the amplifier output and the capacitive load.

The *Typical Characteristics* show the recommended R_S versus capacitive load and the resulting frequency response at the load. Parasitic capacitive loads greater than $2pF$ can begin to degrade the performance of the

OPA4830. Long PCB traces, unmatched cables, and connections to multiple devices can easily exceed this value. Always consider this effect carefully, and add the recommended series resistor as close as possible to the output pin (see the [Board Layout Guidelines](#) section).

The criterion for setting this R_S resistor is a maximum bandwidth, flat frequency response at the load. For a gain of +2, the frequency response at the output pin is already slightly peaked without the capacitive load, requiring relatively high values of R_S to flatten the response at the load. Increasing the noise gain also reduces the peaking (see [Figure 8-7](#)).

8.1.17 Distortion Performance

The OPA4830 provides good distortion performance into a 150Ω load. Relative to alternative designs, this provides exceptional performance into lighter loads and/or operating on a single +3V supply. Generally, until the fundamental signal reaches very high frequency or power levels, the 2nd-harmonic dominates the distortion with a negligible 3rd-harmonic component. Focusing then on the 2nd-harmonic, increasing the load impedance improves distortion directly. Remember that the total load includes the feedback network; in the noninverting configuration (see [Figure 8-3](#)) this is sum of $R_F + R_G$, while in the inverting configuration, only R_F needs to be included in parallel with the actual load. Running differential suppresses the 2nd-harmonic, as shown in the differential *Typical Characteristics*.

8.1.18 Noise Performance

High slew rate, unity-gain stable, voltage-feedback op amps usually achieve the slew rate at the expense of a higher input noise voltage. The 9.2nV/√Hz input voltage noise for the OPA4830 however, is much lower than comparable amplifiers. The input-referred voltage noise and the two input-referred current noise terms (2.8pA/√Hz) combine to give low output noise under a wide variety of operating conditions. [Figure 8-18](#) shows the op amp noise analysis model with all the noise terms included. In this model, all noise terms are taken to be noise voltage or current density terms in either nV/√Hz or pA/√Hz.




Figure 8-18. Noise Analysis Model

The total output spot noise voltage can be computed as the square root of the sum of all squared output noise voltage contributors. [Equation 10](#) shows the general form for the output noise voltage using the terms shown in [Figure 8-18](#):

$$E_O = \sqrt{(E_{NI}^2 + (I_{BN}R_S)^2 + 4kTR_S)NG^2 + (I_{BI}R_F)^2 + 4kTR_F} \quad (10)$$

Dividing this expression by the noise gain [$NG = (1 + R_F/R_G)$] gives the equivalent input-referred spot noise voltage at the noninverting input; this result is shown in [Equation 11](#):

$$E_N = \sqrt{E_{NI}^2 + (I_{BN}R_S)^2 + 4kTR_S + \left[\frac{I_{BI}R_F}{NG} \right]^2 + \frac{4kTR_F}{NG}} \quad (11)$$

Evaluating these two equations for the circuit and component values shown in [Figure 8-1](#) gives a total output spot noise voltage of $19.3\text{nV}/\sqrt{\text{Hz}}$ and a total equivalent input spot noise voltage of $9.65\text{nV}/\sqrt{\text{Hz}}$. This value is including the noise added by the resistors. This total input-referred spot noise voltage is not much higher than the $9.2\text{nV}/\sqrt{\text{Hz}}$ specification for the op amp voltage noise alone.

8.1.19 DC Accuracy and Offset Control

The balanced input stage of a wideband voltage-feedback op amp allows good output dc accuracy in a wide variety of applications. The power-supply current trim for the OPA4830 gives even tighter control than comparable products. Although the high-speed input stage does require relatively high input bias current (typically $5\mu\text{A}$ out of each input terminal), the close matching between them can be used to reduce the output dc error caused by this current. This reduction is achieved by matching the dc source resistances appearing at the two inputs. Evaluating the configuration of [Figure 8-3](#) (which has matched dc input resistances), using worst-case $+25^\circ\text{C}$ input offset voltage and current specifications, gives a worst-case output offset voltage equal to [Equation 12](#):

$$\begin{aligned} &(\text{NG} = \text{noninverting signal gain at dc}) \\ &\pm(\text{NG} \times V_{\text{OS(MAX)}}) + (R_F \times I_{\text{OS(MAX)}}) \\ &= \pm(2 \times 8\text{mV}) \times (375\Omega \times 1.1\mu\text{A}) \\ &= \pm 16.41\text{mV} \end{aligned} \tag{12}$$

A fine-scale output offset null, or dc operating point adjustment, is often required. Numerous techniques are available for introducing dc offset control into an op amp circuit. Most of these techniques are based on adding a dc current through the feedback resistor. In selecting an offset trim method, one key consideration is the impact on the desired signal path frequency response. If the signal path is intended to be noninverting, the offset control is best applied as an inverting summing signal to avoid interaction with the signal source. If the signal path is intended to be inverting, applying the offset control to the noninverting input can be considered. Bring the dc offsetting current into the inverting input node through resistor values that are much larger than the signal path resistors. This configuration makes sure that the adjustment circuit has minimal effect on the loop gain and therefore the frequency response.

8.2 Power Supply Recommendations

8.2.1 Thermal Analysis

Maximum desired junction temperature sets the maximum allowed internal power dissipation, as described below. In no case, the maximum junction temperature can be allowed to exceed $+150^\circ\text{C}$.

Operating junction temperature (T_J) is given by $T_A + P_D \times \theta_{JA}$. The total internal power dissipation (P_D) is the sum of quiescent power (P_{DQ}) and additional power dissipated in the output stage (P_{DL}) to deliver load power. Quiescent power is simply the specified no-load supply current times the total supply voltage across the part. P_{DL} depends on the required output signal and load; though, for resistive loads connected to mid-supply ($V_S/2$), P_{DL} is at a maximum when the output is fixed at a voltage equal to $V_S/4$ or $3V_S/4$. Under this condition, $P_{DL} = V_S^2 / (16 \times R_L)$, where R_L includes feedback network loading.

This is the power in the output stage, and not into the load, that determines internal power dissipation.

As a worst-case example, compute the maximum T_J using an OPA4830 (TSSOP-14 package) in the circuit of [Figure 8-1](#) operating at the maximum specified ambient temperature of $+85^\circ\text{C}$ and driving a 150Ω load at mid-supply.

$$P_D = 5\text{V} \times 19\text{mA} + 4 \times [5^2 / (4 \times (150\Omega \parallel 750\Omega))] = 295\text{mW}$$

$$\text{Maximum } T_J = +85^\circ\text{C} + (0.295\text{W} \times 109.6^\circ\text{C/W}) = 117.4^\circ\text{C}.$$

Although this value is still well below the specified maximum junction temperature, system reliability considerations can require lower mandatory junction temperatures. The highest possible internal dissipation

occurs if the load requires current to be forced into the output at high output voltages or sourced from the output at low output voltages. This puts a high current through a large internal voltage drop in the output transistors.

8.3 Layout

8.3.1 Layout Guidelines

Achieving optimized performance with a high-frequency amplifier like the OPA4830 requires careful attention to board layout parasitic and external component types. Recommendations that optimize performance include:

a) Minimize parasitic capacitance to any ac ground for all of the signal I/O pins. Parasitic capacitance on the output and inverting input pins can cause instability. On the noninverting input, parasitic capacitance on the output and inverting input pins can react with the source impedance to cause unintentional band limiting. To reduce unwanted capacitance, open a window around the signal I/O pins in all of the ground and power planes around those pins. Otherwise, keep ground and power planes unbroken elsewhere on the board.

b) Minimize the distance ($< 0.25''$) from the power-supply pins to high-frequency $0.1\mu\text{F}$ decoupling capacitors. At the device pins, the ground and power-plane layout cannot be in close proximity to the signal I/O pins. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. Each power-supply connection can always be decoupled with one of these capacitors. An optional supply decoupling capacitor ($0.1\mu\text{F}$) across the two power supplies (for bipolar operation) improves 2nd-harmonic distortion performance. Larger ($2.2\mu\text{F}$ to $6.8\mu\text{F}$) decoupling capacitors, effective at lower frequency, can also be used on the main supply pins. These can be placed somewhat farther from the device and can be shared among several devices in the same area of the PCB.

c) Careful selection and placement of external components preserve the high-frequency performance. Resistors need to be a very low-reactance type. Surface-mount resistors work best and allow a tighter overall layout. Metal film or carbon composition axially-leaded resistors can also provide good high-frequency performance. Again, keep the leads and PCB traces as short as possible. Never use wire-wound type resistors in a high-frequency application. Because the output pin and inverting input pin are the most sensitive to parasitic capacitance, always position the feedback and series output resistor, if any, as close as possible to the output pin. Other network components, such as noninverting input termination resistors, can also be placed close to the package. Where double-side component mounting is allowed, place the feedback resistor directly under the package on the other side of the board between the output and inverting input pins. Even with a low parasitic capacitance shunting the external resistors, excessively high resistor values can create significant time constants that can degrade performance. Good axial metal film or surface-mount resistors have approximately 0.2pF in shunt with the resistor. For resistor values $> 1.5\text{k}\Omega$, this parasitic capacitance can add a pole and/or zero below 500MHz that can effect circuit operation. Keep resistor values as low as possible consistent with load driving considerations. The 750Ω feedback used in the *Typical Characteristics* is a good starting point for design.

d) Connections to other wide band devices on the board can be made with short direct traces or through on board transmission lines. For short connections, consider the trace and the input to the next device as a lumped capacitive load. Relatively wide traces (50mils to 100mils) can be used, preferably with ground and power planes opened up around them. Estimate the total capacitive load and set R_S from the typical characteristic curve *Recommended R_S vs Capacitive Load* (Figure 6-14, Figure 6-36, or Figure 6-59). Low parasitic capacitive loads ($< 5\text{pF}$) do not need an R_S because the OPA4830 is nominally compensated to operate with a 2pF parasitic load. Higher parasitic capacitive loads without an R_S are allowed as the signal gain increases (increasing the unloaded phase margin). If a long trace is required, and the 6dB signal loss intrinsic to a doubly-terminated transmission line is acceptable, implement a matched impedance transmission line using micro strip or strip line techniques (consult an ECL design handbook for micro strip and strip line layout techniques). A 50Ω environment is normally not necessary on board, and in fact, a higher impedance environment improves distortion as shown in the distortion versus load plots. With a characteristic board trace impedance defined (based on board material and trace dimensions), a matching series resistor into the trace from the output of the OPA4830 is used as well as a terminating shunt resistor at the input of the destination device. Remember also that the terminating impedance is the parallel combination of the shunt resistor and the input impedance of the destination device; this total effective impedance can be set to match the trace impedance. If the 6dB attenuation of a doubly-terminated transmission line is unacceptable, a long trace can be series-terminated at the source

end only. Treat the trace as a capacitive load in this case and set the series resistor value as shown in the typical characteristic curve *Recommended R_S vs Capacitive Load* (Figure 6-14, Figure 6-36, or Figure 6-59). This configuration does not preserve signal integrity as well as a doubly-terminated line. If the input impedance of the destination device is low, there can be some signal attenuation due to the voltage divider formed by the series output into the terminating impedance.

e) Do not socket a high-speed part. The additional lead length and pin-to-pin capacitance introduced by the socket can create an extremely troublesome parasitic network that makes achieving a smooth, stable frequency response impossible. Best results are obtained by soldering the OPA4830 directly onto the board.

8.3.1.1 Input and ESD Protection

The OPA4830 is built using a very high-speed, complementary bipolar process. The internal junction breakdown voltages are relatively low for these very small geometry devices. These breakdowns are reflected in the *Absolute Maximum Ratings* table. All device pins are protected with internal ESD protection diodes to the power supplies, as shown in Figure 8-19.




Figure 8-19. Internal ESD Protection

These diodes provide moderate protection to input overdrive voltages above the supplies as well. The protection diodes can typically support 30mA continuous current. Where higher currents are possible (that is, in systems with $\pm 15V$ supply parts driving into the OPA4830), current-limiting series resistors can be added into the two inputs. Keep these resistor values as low as possible, because high values degrade both noise performance and frequency response.

9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop ideas are listed below.

9.1 Device Support

9.1.1 Design-In Tools

9.1.1.1 Demonstration Fixtures

A printed circuit board (PCB) is available to assist in the initial evaluation of circuit performance using the OPA4830. The fixture is offered free of charge as unpopulated PCB, delivered with a user's guide. The summary information for this fixture is shown in [Table 9-1](#).

Table 9-1. Demonstration Fixture

PRODUCT	PACKAGE	ORDERING NUMBER	LITERATURE NUMBER
OPA4830IPW	TSSOP-14	DEM-OPA-TSSOP-4A	SBOU017

The demonstration fixture can be requested at the Texas Instruments web site (www.ti.com) through the OPA4830 product folder.

9.1.1.2 Macromodels and Applications Support

Computer simulation of circuit performance using SPICE is often a quick way to analyze the performance of the OPA4830 and the circuit designs. This approach is particularly true for video and RF amplifier circuits where parasitic capacitance and inductance can play a major role on circuit performance. A SPICE model for the OPA4830 is available through the TI web page (www.ti.com). Note that this model is the OPA830 model applied to the OPA4830 quad version. The applications department is also available for design assistance. These models predict typical small-signal ac, transient steps, dc performance, and noise under a wide variety of operating conditions. The models include the noise terms found in the electrical specifications of the data sheet. This model does not attempt to distinguish between the package types in the small-signal ac performance.

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

[TI Glossary](#)

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (May 2008) to Revision B (December 2024)	Page
• Changed CDM from 1500V to 1000V in <i>ESD Ratings</i>	4
• Updated all <i>Electrical Characteristics</i> to match device performance.....	5

Changes from Revision * (December 2006) to Revision A (May 2008)	Page
• Changed storage temperature range in <i>Absolute Maximum Ratings</i> table from –40°C to +125°C to –65°C to +125°C.....	4

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
OPA4830IPW	Obsolete	Production	TSSOP (PW) 14	-	-	Call TI	Call TI	-40 to 85	OPA4830
OPA4830IPWR	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA4830
OPA4830IPWR.A	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA4830
OPA4830IPWR.B	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA4830

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA4830IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
OPA4830IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS






*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA4830IPWR	TSSOP	PW	14	2000	353.0	353.0	32.0
OPA4830IPWR	TSSOP	PW	14	2000	353.0	353.0	32.0



TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4220202/B 12/2023


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT

PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4220202/B 12/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220202/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated