SCBS248B - JULY 1993 - REVISED DECEMBER 1994

- Output Ports Have Equivalent 25- Ω Series Resistors, So No External Resistors Are Required
- Members of the Texas Instruments Widebus™ Family
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce)
 1 V at V_{CC} = 5 V, T_A = 25°C
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

description

The 'ABT162827 are noninverting 20-bit buffers composed of two 10-bit buffers with separate output-enable signals. For either 10-bit buffer, the two output-enable (10E1 and 10E2 or 20E1 and 20E2) inputs must both be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 10-bit buffer are in the high-impedance state.

The outputs, which are designed to source or sink up to 12 mA, include 25- Ω series resistors to reduce overshoot and undershoot.

SN54ABT162827 . . . WD PACKAGE SN74ABT162827 . . . DGG OR DL PACKAGE (TOP VIEW)

	┚	\Box	TL.	
10E1	[] 1	5	3 []	10E2
1Y1	2	5	5 🛚	1A1
1Y2	[]3	5	4 🛭	1A2
GND	4	5	3 []	GND
1Y3	5	5	2	1A3
1Y4	6	5	1 🗓	A14
V_{CC}	7	5	o 📗	V_{CC}
1Y5	8	49	9 []	1A5
1Y6	9	48	3	1A6
1Y7	10	4	7 🛭	1A7
GND	[11	40	3]	GND
1Y8	12	4	5 🛚	1A8
1Y9	13	4	4 🛭	1A9
1Y10	14	4	3 []	1A10
2Y1	15	42	2	2A1
2Y2	16	4	1 🗓	2A2
2Y3	17	40	o 📗	2A3
GND	18	3	9 📗	GND
2Y4	19	38	3	2A4
2Y5	20	3	7 🛭	2A5
2Y6	21	30	3]	2A6
V_{CC}	22	3	5 🛚	V_{CC}
2Y7	23	3	4 🛭	2A7
2Y8	24	3	3	2A8
GND	25	3	2	GND
2Y9	26	3	1 🛭	2A9
2Y10	27	30]	2A10
20E1	28	2	9]	20E2

To ensure the high-impedance state during power up or power down, \overline{OE} inputs should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT162827 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT162827 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT162827 is characterized for operation from –40°C to 85°C.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

FUNCTION TABLE (each 10-bit buffer)


	INPUTS	OUTPUT	
OE1	OE2	Α	Y
L	L	L	L
L	L	Н	н
Н	X	Χ	Z
Χ	Н	Χ	Z

logic symbol†


& 10E1 EN1 56 10E2 28 & 20E1 EN2 29 20E2 55 2 1 ▽ 1Y1 1A1 1 3 54 1Y2 1A2 5 52 1Y3 1A3 6 51 1Y4 1A4 49 8 1Y5 1A5 48 9 1A6 1Y6 47 10 **1Y7** 1A7 45 12 1Y8 1A8 44 13 1Y9 1A9 14 43 1Y10 1A10 42 15 2A1 1 2 ▽ 2Y1 41 16 2A2 2Y2 17 40 2A3 2Y3 19 38 2Y4 2A4 20 37 2Y5 2A5 21 36 2A6 2Y6 34 23 2A7 2Y7 24 33 2A8 2Y8 31 26 2A9 2Y9 30 27 2A10 2Y10

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



To Nine Other Channels



To Nine Other Channels



SCBS248B - JULY 1993 - REVISED DECEMBER 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, VO	
Current into any output in the low state, I _O	30 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Maximum power dissipation at T _A = 55°C (in still air) (see Note 2): DGG package	1 W
DL package .	1.4 W
Operating free-air temperature range, T _A : SN54ABT162827	–55°C to 125°C
SN74ABT162827	–40°C to 85°C
Storage temperature range	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions (see Note 3)

				T162827	SN74AB	UNIT	
			MIN	MAX	MIN	MAX	UNIT
VCC	V _{CC} Supply voltage				4.5	5.5	V
VIH	H High-level input voltage				2		V
V_{IL}	Low-level input voltage					0.8	V
VI	Input voltage	0 Vcc		0	VCC	V	
loh	High-level output current			2 –12		-12	mA
lOL	Low-level output current			12		12	mA
Δt/ΔV	Input transition rise or fall rate	Control inputs	90	9		9	ns/V
Δι/Δν	input transition rise of fail rate	Data inputs	Q' _Q	10		10	115/ V
Δt/ΔV _{CC}	Power-up ramp rate		200	_	200		μs/V
TA	Operating free-air temperature			125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

^{2.} The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

SN54ABT162827, SN74ABT162827 20-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS248B - JULY 1993 - REVISED DECEMBER 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T _A = 25°C			SN54ABT162827		SN74ABT162827		UNIT
PA	RAMETER	TEST CONDITIONS		MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNII
VIK		$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA			-1.2		-1.2		-1.2	V
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -1 \text{ mA}$	2.5			2.5		2.5		
\/		$V_{CC} = 5 V$,	$I_{OH} = -1 \text{ mA}$	3			3		3		V
VOH		V _{CC} = 4.5 V	$I_{OH} = -3 \text{ mA}$	2.4			2.4		2.4		V
		VCC = 4.5 V	I _{OH} = – 12 mA	2			2		2		
VOL		V _{CC} = 4.5 V	I _{OL} = 8 mA		0.4	8.0		0.8		0.65	V
VOL	4	VCC = 4.5 V	I _{OL} = 12 mA							0.8	
Ц		$V_{CC} = 0$ to 5.5 V_{I} $V_{I} = V_{CC}$ or GNE				±1		±1		±1	μΑ
I _{OZPU}		$V_{CC} = 0 \text{ to } 2.1 \text{ V}_{O}$ $V_{O} = 0.5 \text{ V to } 2.7$	V, $\overline{OE} = X$			±50		±50		±50	μΑ
lozpd		$V_{CC} = 2.1 \text{ V to } 0,$ $V_{O} = 0.5 \text{ V to } 2.7 \text{ V}, \overline{OE} = X$				±50		±50		±50	μΑ
lozh‡		$V_{CC} = 2.1 \text{ V to 5}$ $V_{O} = 2.7 \text{ V},$	OF > 2 \/			10		10		10	μΑ
I _{OZL} ‡		$V_{O} = 2.7 \text{ V},$ $V_{CC} = 2.1 \text{ V to 5}$ $V_{O} = 0.5 \text{ V},$.5 V, <u>OE</u> ≥ 2 V			-10	Ś	-10		-10	μΑ
l _{off}		$V_{CC} = 0$,	V_I or $V_O \le 4.5 V$			±100	20			±100	μΑ
ICEX	Outputs high	$V_{CC} = 5.5 \text{ V},$	V _O = 5.5 V			50	40	50		50	μΑ
IO§		$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.5 \text{ V}$	-25	-75	-100	-25	-100	-25	-100	mA
	Outputs high					2		2		2	
Icc	Outputs low	$V_{CC} = 5.5 V$,				32		32		32	mA
1.00	Outputs disabled	V _I = V _{CC} or GND				2		2		2	1117
	Data inputs	V _{CC} = 5.5 V, One input at 3.4 V,	Outputs enabled			1		1.5		1	
∆l _{CC} ¶		' lau'	Outputs disabled			0.05		1		0.05	mA
	Control inputs	$V_{CC} = 5.5 \text{ V}$, One input at 3.4 V, Other inputs at V_{CC} or GND				1.5		1.5		1.5	
Ci		V _I = 2.5 V or 0.5 V			3.5						pF
Co		$V_0 = 2.5 \text{ V or } 0.5$	V		8						pF

[†] All typical values are at $V_{CC} = 5 \text{ V}$.



[‡] The parameters I_{OZH} and I_{OZL} include the input leakage current.

[§] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

 $[\]P$ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.


SCBS248B - JULY 1993 - REVISED DECEMBER 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	FROM TO (INPUT) (OUTPUT)		V _{CC} = 5 V, T _A = 25°C			T162827	SN74AB	UNIT		
	(IIVFOT)	(001F01)	MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX		
t _{PLH}	Α	Υ	1	2.1	3.6	1	4.1	1	3.9		
^t PHL	A	T	1.1	2.8	4.2	1.1	5	1.1	4.7	ns	
^t PZH	ŌĒ	ŌĒ	Υ	1.5	3.4	6.3	1.5	7.2	1.5	6.9	ns
tPZL			T	1.6	3.5	7.3	1.6	6.6	1.6	6.3	115
t _{PHZ}	ŌĒ	OE		2.1	4.1	6.5	2.1	6.8	2.1	6.6	
t _{PLZ}		ĭ	1.5	3.5	5.9	1.5	7.3	1.5	6.3	ns	

 $[\]uparrow$ All typical values are at V_{CC} = 5 V.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 2.5$ ns. $t_f \leq 2.5$ ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated