

## 8-CHANNEL HALF-DUPLEX M-LVDS LINE TRANSCEIVERS

### FEATURES

- Low-Voltage Differential 30-Ω to 55-Ω Line Drivers and Receivers for Signaling Rates<sup>(1)</sup> Up to 250 Mbps; Clock Frequencies Up to 125 MHz
- Meets or Exceeds the M-LVDS Standard TIA/EIA-899 for Multipoint Data Interchange
- Power Up/Down Glitch Free
- Controlled Driver Output Voltage Transition Times for Improved Signal Quality
- -1 V to 3.4 V Common-Mode Voltage Range Allows Data Transfer With 2 V of Ground Noise
- Bus Pins High Impedance When Driver Disabled or  $V_{CC} \leq 1.5$  V
- Independent Enables for each Driver
- Bus Pin ESD Protection Exceeds 8 kV
- Packaged in 64-Pin TSSOP (DGG)

### APPLICATIONS

- Parallel Multipoint Data and Clock Transmission Via Backplanes and Cables
- Low-Power High-Speed Short-Reach Alternative to TIA/EIA-485
- Cellular Base Stations
- Central-Office Switches
- Network Switches and Routers

### DESCRIPTION


The SN65MLVD080 and SN65MLVD082 provide eight half-duplex transceivers for transmitting and receiving Multipoint-Low-Voltage Differential Signals in full compliance with the TIA/EIA-899 (M-LVDS) standard, which are optimized to operate at signaling rates up to 250 Mbps. The driver outputs have been designed to support

multipoint buses presenting loads as low as 30-Ω and incorporates controlled transition times to allow for stubs off of the backbone transmission line.

The M-LVDS standard defines two types of receivers, designated as Type-1 and Type-2. Type-1 receivers (SN65MLVD080) have thresholds centered about zero with 25 mV of hysteresis to prevent output oscillations with loss of input; Type-2 receivers (SN65MLVD082) implement a failsafe by using an offset threshold. In addition, the driver rise and fall times are between 1 and 2.0 ns, complying with the M-LVDS standard to provide operation at 250 Mbps while also accommodating stubs on the bus. Receiver outputs are slew rate controlled to reduce EMI and crosstalk effects associated with large current surges. The M-LVDS standard allows for 32 nodes on the bus providing a high-speed replacement for RS-485 where lower common-mode can be tolerated or when higher signaling rates are needed.

The driver logic inputs and the receiver logic outputs are on separate pins rather than tied together as in some transceiver designs. The drivers have separate enables (DE) and the receivers are enabled globally through ( $\overline{RE}$ ). This arrangement of separate logic inputs, logic outputs, and enable pins allows for a listen-while-talking operation. The devices are characterized for operation from -40°C to 85°C.

### LOGIC DIAGRAM (POSITIVE LOGIC)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

<sup>(1)</sup>The signaling rate of a line, is the number of voltage transitions that are made per second expressed in the units bps (bits per second).



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## ORDERING INFORMATION

PART NUMBER	RECEIVER TYPE	PACKAGE MARKING	PACKAGE/CARRIER
SN65MLVD080DGG	Type 1	MLVD080	64-Pin TSSOP/Tube
SM65MLVD080DGGR	Type 1	MLVD080	64-Pin TSSOP/Tape and Reeled
SN65MLVD082DGG	Type 2	MLVD082	64-Pin TSSOP/Tube
SM65MLVD082DGGR	Type 2	MLVD082	64-Pin TSSOP/Tape and Reeled

## PACKAGE DISSIPATION RATINGS

PACKAGE	PCB JEDEC STANDARD	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR(1) ABOVE $T_A = 25^\circ\text{C}$	$T_A = 85^\circ\text{C}$ POWER RATING
DGG	Low-K(2)	1204.7 mW	10.5 mW/ $^\circ\text{C}$	576 mW
DGG	High-K(3)	1839.4 mW	16.0 mW/ $^\circ\text{C}$	880 mw

(1) This is the inverse of the junction-to-ambient thermal resistance when board mounted and with no air flow.

(2) In accordance with the Low-K thermal metric definitions of EIA/JESD51-3.

(3) In accordance with the High-K thermal metric definitions of EIA/JESD51-7.

## THERMAL CHARACTERISTICS

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Junction-to-board thermal resistance, $\Theta_{JB}$			41.08		$^\circ\text{C}/\text{W}$
Junction-to-case thermal resistance, $\Theta_{JC}$			6.78		$^\circ\text{C}/\text{W}$
Device power dissipation	$V_{CC} = 3.3\text{ V}$ , $DE = V_{CC}$ , $\overline{RE} = \text{GND}$ , $C_L = 15\text{ pF}$ , $R_L = 50\ \Omega$ , 250 Mbps random data on each input		477		mW
	$V_{CC} = 3.6\text{ V}$ , $DE = V_{CC}$ , $\overline{RE} = \text{GND}$ , $C_L = 15\text{ pF}$ , $R_L = 50\ \Omega$ , 250 Mbps data on one input and 125 MHz clock on the others		854(1)		

(1) When all channels are running at a 125-MHz clock frequency, a 250 lfm is required for a low-K board, and 150 lfm is required for a high-K board. In such applications, a TI 1:8 or dual 1:4 M-LVDS buffer is highly recommended, SN65MLVD128 or SN65MLVD129, to fan out clock signals in multiple paths.

## ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

			SN65MLVD080, 082
Supply voltage range(2), $V_{CC}$			–0.5 V to 4 V
Input voltage range	D, DE, $\overline{RE}$		–0.5 V to 4 V
	A, B		–1.8 V to 4 V
Output voltage range	R		–0.3 V to 4 V
	A, or B		–1.8 V to 4 V
Electrostatic discharge	Human Body Model(3)	A, B	$\pm 8\text{ kV}$
		All pins	$\pm 2\text{ kV}$
	Charged-Device Model(4)	All pins	$\pm 1500\text{ V}$
Continuous power dissipation			See Dissipation Rating Table
Storage temperature range			–65 $^\circ\text{C}$ to 150 $^\circ\text{C}$

(1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

(3) Tested in accordance with JEDEC Standard 22, Test Method A114–A.

(4) Tested in accordance with JEDEC Standard 22, Test Method C101.

## RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$	3	3.3	3.6	V
High-level input voltage, $V_{IH}$	2		$V_{CC}$	V
Low-level input voltage, $V_{IL}$	GND		0.8	V
Voltage at any bus terminal $V_A$ or $V_B$	–1.4		3.8	V
Magnitude of differential input voltage, $ V_{ID} $	0.05		$V_{CC}$	V
Operating free-air temperature, $T_A$	–40		85	°C
Maximum junction temperature			140	°C

## DEVICE ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP(1)	MAX	UNIT
$I_{CC}$	Driver only	$\overline{RE}$ and $\overline{DE}$ at $V_{CC}$ , $R_L = 50\ \Omega$ , All others open		110	140	mA
	Both disabled	$\overline{RE}$ at $V_{CC}$ , $\overline{DE}$ at 0 V, $R_L = \text{No Load}$ , All others open		5	8	
	Both enabled	$\overline{RE}$ at 0 V, $\overline{DE}$ at $V_{CC}$ , $R_L = 50\ \Omega$ , $C_L = 15\ \text{pF}$ , All others open		140	180	
	Receiver only	$\overline{RE}$ at 0 V, $\overline{DE}$ at 0 V, $C_L = 15\ \text{pF}$ , All others open		38	50	

(1) All typical values are at 25°C and with a 3.3-V supply voltage.

## DRIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN(1)	TYP(2)	MAX	UNIT
$ V_{AB} $	Differential output voltage magnitude (A, B)	See Figure 2	480		650	mV
$\Delta V_{AB} $	Change in differential output voltage magnitude between logic states (A, B)		–50		50	mV
$V_{OS(SS)}$	Steady-state common-mode output voltage (A, B)	See Figure 3	0.8		1.2	V
$\Delta V_{OS(SS)}$	Change in steady-state common-mode output voltage between logic states (A, B)		–50		50	mV
$V_{OS(PP)}$	Peak-to-peak common-mode output voltage (A, B)				150	mV
$V_{A(OC)}$	Maximum steady-state open-circuit output voltage (A, B)	See Figure 7	0		2.4	V
$V_{B(OC)}$	Maximum steady-state open-circuit output voltage (A, B)		0		2.4	V
$V_{P(H)}$	Voltage overshoot, low-to-high level output (A, B)	See Figure 5			$1.2 V_{SS}$	V
$V_{P(L)}$	Voltage overshoot, high-to-low level output (A, B)		$-0.2 V_{SS}$			V
$I_{IH}$	High-level input current (D, $\overline{DE}$ )	$V_{IH} = 2\ \text{V to } V_{CC}$			10	$\mu\text{A}$
$I_{IL}$	Low-level input current (D, $\overline{DE}$ )	$V_{IL} = \text{GND to } 0.8\ \text{V}$			10	$\mu\text{A}$
$ I_{OS} $	Differential short-circuit output current magnitude (A, B)	See Figure 4			24	mA
$C_i$	Input capacitance (D, $\overline{DE}$ )	$V_i = 0.4 \sin(30E6\pi t) + 0.5\ \text{V}$ , (3)		5		pF

(1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

(2) All typical values are at 25°C and with a 3.3-V supply voltage.

(3) HP4194A impedance analyzer (or equivalent)

## RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted<sup>(1)</sup>

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IT+</sub>	Positive-going differential input voltage threshold (A, B)	Type 1			50	mV
		Type 2			150	
V <sub>IT-</sub>	Negative-going differential input voltage threshold (A, B)	Type 1	See Figure 9 and Table 1 and Table 2		-50	mV
		Type 2			50	
V <sub>HYS</sub>	Differential input voltage hysteresis, (V <sub>IT+</sub> - V <sub>IT-</sub> ) (A, B)	Type 1			25	mV
		Type 2			0	
V <sub>OH</sub>	High-level output voltage (R)	I <sub>OH</sub> = -8 mA	2.4			V
V <sub>OL</sub>	Low-level output voltage (R)	I <sub>OL</sub> = 8 mA			0.4	V
I <sub>IH</sub>	High-level input current ( $\overline{RE}$ )	V <sub>IH</sub> = 2 V to V <sub>CC</sub>	-10			μA
I <sub>IL</sub>	Low-level input current ( $\overline{RE}$ )	V <sub>IL</sub> = GND to 0.8 V	-10			μA
I <sub>OZ</sub>	High-impedance output current (R)	V <sub>O</sub> = 0 V or V <sub>CC</sub>	-10		15	μA

<sup>(1)</sup> All typical values are at 25°C and with a 3.3-V supply voltage.

## BUS INPUT AND OUTPUT ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
I <sub>A</sub>	Receiver or transceiver with driver disabled input current	V <sub>A</sub> = 3.8 V, V <sub>B</sub> = 1.2 V	0		32	μA
		V <sub>A</sub> = 0 V or 2.4 V, V <sub>B</sub> = 1.2 V	-20		20	
		V <sub>A</sub> = -1.4 V, V <sub>B</sub> = 1.2 V	-32		0	
I <sub>B</sub>	Receiver or transceiver with driver disabled input current	V <sub>B</sub> = 3.8 V, V <sub>A</sub> = 1.2 V	0		32	μA
		V <sub>B</sub> = 0 V or 2.4 V, V <sub>A</sub> = 1.2 V	-20		20	
		V <sub>B</sub> = -1.4 V, V <sub>A</sub> = 1.2 V	-32		0	
I <sub>AB</sub>	Receiver or transceiver with driver disabled differential input current (I <sub>A</sub> - I <sub>B</sub> )	V <sub>A</sub> = V <sub>B</sub> , -1.4 ≤ V <sub>A</sub> ≤ 3.8 V	-4		4	μA
I <sub>A(OFF)</sub>	Receiver or transceiver power-off input current	V <sub>A</sub> = 3.8 V, V <sub>B</sub> = 1.2 V, 0 V ≤ V <sub>CC</sub> ≤ 1.5 V	0		32	μA
		V <sub>A</sub> = 0 V or 2.4 V, V <sub>B</sub> = 1.2 V, 0 V ≤ V <sub>CC</sub> ≤ 1.5 V	-20		20	
		V <sub>A</sub> = -1.4 V, V <sub>B</sub> = 1.2 V, 0 V ≤ V <sub>CC</sub> ≤ 1.5 V	-32		0	
I <sub>B(OFF)</sub>	Receiver or transceiver power-off input current	V <sub>B</sub> = 3.8 V, V <sub>A</sub> = 1.2 V, 0 V ≤ V <sub>CC</sub> ≤ 1.5 V	0		32	μA
		V <sub>B</sub> = 0 V or 2.4 V, V <sub>A</sub> = 1.2 V, 0 V ≤ V <sub>CC</sub> ≤ 1.5 V	-20		20	
		V <sub>B</sub> = -1.4 V, V <sub>A</sub> = 1.2 V, 0 V ≤ V <sub>CC</sub> ≤ 1.5 V	-32		0	
I <sub>AB(OFF)</sub>	Receiver input or transceiver power-off differential input current (I <sub>A(off)</sub> - I <sub>B(off)</sub> )	V <sub>A</sub> = V <sub>B</sub> , 0 V ≤ V <sub>CC</sub> ≤ 1.5 V, -1.4 ≤ V <sub>A</sub> ≤ 3.8 V	-4		4	μA
C <sub>A</sub>	Transceiver with driver disabled input capacitance	V <sub>A</sub> = 0.4 sin (30E6πt) + 0.5V <sup>(2)</sup> , V <sub>B</sub> = 1.2 V		5		pF
C <sub>B</sub>	Transceiver with driver disabled input capacitance	V <sub>B</sub> = 0.4 sin (30E6πt) + 0.5V <sup>(2)</sup> , V <sub>A</sub> = 1.2 V		5		pF
C <sub>AB</sub>	Transceiver with driver disabled differential input capacitance	V <sub>AB</sub> = 0.4 sin (30E6πt)V <sup>(2)</sup>			3	pF
C <sub>A/B</sub>	Transceiver with driver disabled input capacitance balance, (C <sub>A</sub> /C <sub>B</sub> )		0.99		1.01	

<sup>(1)</sup> All typical values are at 25°C and with a 3.3-V supply voltage.

<sup>(2)</sup> HP4194A impedance analyzer (or equivalent)

## DRIVER SWITCHING CHARACTERISTICS

over recommended operating conditions unless otherwise noted

PARAMETER	TEST CONDITIONS	MIN	TYP(1)	MAX	UNIT
$t_{pLH}$ Propagation delay time, low-to-high-level output	See Figure 5	1	1.5	2.4	ns
$t_{pHL}$ Propagation delay time, high-to-low-level output		1	1.5	2.4	ns
$t_r$ Differential output signal rise time		1		2	ns
$t_f$ Differential output signal fall time		1		2	ns
$t_{sk(o)}$ Output skew				350	ps
$t_{sk(p)}$ Pulse skew ( $ t_{pHL} - t_{pLH} $ )			0	150	ps
$t_{sk(pp)}$ Part-to-part skew				600	ps
$t_{jit(per)}$ Period jitter, rms (1 standard deviation) (2)	100 MHz clock input(3)			4	ps
$t_{jit(c-c)}$ Cycle-to-cycle jitter, rms				45	ps
$t_{jit(det)}$ Deterministic jitter	200 Mbps 2 <sup>15</sup> -1 PRBS input(4)			150	ps
$t_{jit(pp)}$ Peak-to-peak jitter(2)(5)				190	ps
$t_{pZH}$ Enable time, high-impedance-to-high-level output	See Figure 6			7	ns
$t_{pZL}$ Enable time, high-impedance-to-low-level output				7	ns
$t_{pHZ}$ Disable time, high-level-to-high-impedance output				7	ns
$t_{pLZ}$ Disable time, low-level-to-high-impedance output				7	ns

(1) All typical values are at 25°C and with a 3.3-V supply voltage.

(2) Jitter is ensured by design and characterization. Stimulus jitter has been subtracted from the numbers.

(3)  $t_r = t_f = 0.5$  ns (10% to 90%), measured over 30 k samples.

(4)  $t_r = t_f = 0.5$  ns (10% to 90%), measured over 100 k samples.

(5) Peak-to-peak jitter includes jitter due to pulse skew ( $t_{sk(p)}$ ).

## RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP(1)	MAX	UNIT
$t_{pLH}$	Propagation delay time, low-to-high-level output	$C_L = 15\text{ pF}$ , See Figure 10	2	4	6	ns
$t_{pHL}$	Propagation delay time, high-to-low-level output		2	4	6	ns
$t_r$	Output signal rise time		1		2.3	ns
$t_f$	Output signal fall time		1		2.3	ns
$t_{sk(o)}$	Output skew				350	ps
$t_{sk(p)}$	Pulse skew ( $ t_{pHL} - t_{pLH} $ )			50	350	ps
$t_{sk(pp)}$	Part-to-part skew(2)				1	ns
$t_{jit(per)}$	Period jitter, rms (1 standard deviation) (3)	100 MHz clock input(4)			7	ps
$t_{jit(c-c)}$	Cycle-to-cycle jitter, rms				110	ps
$t_{jit(det)}$	Deterministic jitter	Type 1			550	ps
		Type 2			480	ps
$t_{jit(pp)}$	Peak-to-peak jitter(3)(6)	Type 1			720	ps
		Type 2			660	ps
$t_{pZH}$	Enable time, high-impedance-to-high-level output	$C_L = 15\text{ pF}$ , See Figure 11			30	ns
$t_{pZL}$	Enable time, high-impedance-to-low-level output				30	ns
$t_{pHZ}$	Disable time, high-level-to-high-impedance output				18	ns
$t_{pLZ}$	Disable time, low-level-to-high-impedance output				28	ns

(1) All typical values are at 25°C and with a 3.3-V supply voltage.

(2) HP4194A impedance analyzer (or equivalent)

(3) Jitter is ensured by design and characterization. Stimulus jitter has been subtracted from the numbers.

(4)  $V_{ID} = 200\text{ mV}_{pp}$  ('080),  $V_{ID} = 400\text{ mV}_{pp}$  ('082),  $V_{cm} = 1\text{ V}$ ,  $t_r = t_f = 0.5\text{ ns}$  (10% to 90%), measured over 30 k samples.

(5)  $V_{ID} = 200\text{ mV}_{pp}$  ('080),  $V_{ID} = 400\text{ mV}_{pp}$  ('082),  $V_{cm} = 1\text{ V}$ ,  $t_r = t_f = 0.5\text{ ns}$  (10% to 90%), measured over 100 k samples.

(6) Peak-to-peak jitter includes jitter due to pulse skew ( $t_{sk(p)}$ ).

## PARAMETER MEASUREMENT INFORMATION






Figure 1. Driver Voltage and Current Definitions



NOTE: All resistors are 1% tolerance.

Figure 2. Differential Output Voltage Test Circuit



- NOTES:
- A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \leq 1$  ns, pulse frequency = 1 MHz, duty cycle =  $50 \pm 5\%$ .
  - B. C1, C2 and C3 include instrumentation and fixture capacitance within 2 cm of the D.U.T. and are  $\pm 20\%$ .
  - C. R1 and R2 are metal film, surface mount,  $\pm 1\%$ , and located within 2 cm of the D.U.T.
  - D. The measurement of  $V_{OS(PP)}$  is made on test equipment with a  $-3$  dB bandwidth of at least 1 GHz.

Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage






Figure 4. Driver Short-Circuit Test Circuit



- NOTES: A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \leq 1$  ns, frequency = 1 MHz, duty cycle =  $50 \pm 5\%$ .  
B. C1, C2, and C3 include instrumentation and fixture capacitance within 2 cm of the D.U.T. and are  $\pm 20\%$ .  
C. R1 is a metal film, surface mount, and 1% tolerance and located within 2 cm of the D.U.T.  
D. The measurement is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

**Figure 5. Driver Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal**



- NOTES: A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \leq 1$  ns, frequency = 1 MHz, duty cycle =  $50 \pm 5\%$ .  
B. C1, C2, C3, and C4 includes instrumentation and fixture capacitance within 2 cm of the D.U.T. and are  $\pm 20\%$ .  
C. R1 and R2 are metal film, surface mount, and 1% tolerance and located within 2 cm of the D.U.T.  
D. The measurement is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

**Figure 6. Driver Enable and Disable Time Circuit and Definitions**







Figure 7. Maximum Steady State Output Voltage



- NOTES: A. All input pulses are supplied by an Agilent 8304A Stimulus System with plug-in TBD.  
B. The measurement is made on a TEK TDS6604 running TDSJIT3 application software.  
C. Period jitter and cycle-to-cycle jitter are measured using a 100 MHz 50 ±1% duty cycle clock input.  
D. Peak-to-peak jitter and deterministic jitter are measured using a 200 Mbps 2<sup>15</sup>-1 PRBS input.

Figure 8. Driver Jitter Measurement Waveforms




Figure 9. Receiver Voltage and Current Definitions

Table 1. Type-1 Receiver Input Threshold Test Voltages


APPLIED VOLTAGES		RESULTING DIFFERENTIAL INPUT VOLTAGE	RESULTING COMMON- MODE INPUT VOLTAGE	RECEIVER OUTPUT
$V_{IA}$	$V_{IB}$	$V_{ID}$	$V_{IC}$	
2.400	0.000	2.400	1.200	H
0.000	2.400	-2.400	1.200	L
3.400	3.350	0.050	3.375	H
3.350	3.400	-0.050	3.375	L
-1.350	-1.400	0.050	-1.375	H
-1.400	-1.350	-0.050	-1.375	L

NOTE: H= high level, L = low level, output state assumes receiver is enabled ( $\overline{RE} = L$ )

Table 2. Type-2 Receiver Input Threshold Test Voltages


APPLIED VOLTAGES		RESULTING DIFFERENTIAL INPUT VOLTAGE	RESULTING COMMON- MODE INPUT VOLTAGE	RECEIVER OUTPUT
$V_{IA}$	$V_{IB}$	$V_{ID}$	$V_{IC}$	
2.400	0.000	2.400	1.200	H
0.000	2.400	-2.400	1.200	L
3.400	3.250	0.150	3.325	H
3.400	3.350	0.050	3.375	L
-1.250	-1.400	0.150	-1.325	H
-1.350	-1.400	0.050	-1.375	L

NOTE: H= high level, L = low level, output state assumes receiver is enabled ( $\overline{RE} = L$ )




NOTES: A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \leq 1$  ns, frequency = 1 MHz, duty cycle =  $50 \pm 5\%$ .  
 $C_L$  is a combination of a 20%-tolerance, low-loss ceramic, surface-mount capacitor and fixture capacitance within 2 cm of the D.U.T.  
 B. The measurement is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

Figure 10. Receiver Timing Test Circuit and Waveforms



- NOTES: A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \leq 1$  ns, frequency = 1 MHz, duty cycle =  $50 \pm 5\%$ .  
B.  $R_L$  is 1% tolerance, metal film, surface mount, and located within 2 cm of the D.U.T.  
C.  $C_L$  is the instrumentation and fixture capacitance within 2 cm of the DUT and  $\pm 20\%$ . The measurement is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

**Figure 11. Receiver Enable/Disable Time Test Circuit and Waveforms**




- NOTES: A. All input pulses are supplied by an Agilent 8304A Stimulus System with plug-in TBD.  
B. The measurement is made on a TEK TDS6604 running TDSJIT3 application software  
C. Period jitter and cycle-to-cycle jitter are measured using a 100 MHz 50 ±1% duty cycle clock input.  
D. Peak-to-peak jitter and deterministic jitter are measured using a 200 Mbps 2<sup>15</sup>-1 PRBS input.

Figure 12. Receiver Jitter Measurement Waveforms

## Terminal Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
1D – 8D	58, 57, 52, 51, 46, 45, 40, 39	Input	Data inputs for drivers
1R – 8R	59, 56, 53, 50, 47, 44, 41, 38	Output	Data output for receivers
1A – 8A	6, 8, 12, 14, 18, 20, 24, 26	Bus I/O	M-LVDS bus noninverting input/output
1B – 8B	7, 9, 13, 15, 19, 21, 25, 27	Bus I/O	M-LVDS bus inverting input/output
GND	10, 16, 22, 28, 36, 37, 43, 49, 55, 62, 63, 64	Power	Circuit ground
VCC	5, 11, 17, 23, 34, 35, 42, 48, 54, 60, 61	Power	Supply voltage
$\overline{RE}$	33	Input	Receiver enable, active low, enables all receivers
1DE – 8DE	1, 2, 3, 4, 29, 30, 31, 32	Input	Driver enable, active high, individual enables

## PIN ASSIGNMENTS



# DEVICE FUNCTION TABLE

RECEIVER (080)			RECEIVER (082)		
INPUTS		OUTPUT	INPUTS		OUTPUT
$V_{ID} = V_A - V_B$	$\overline{RE}$	R	$V_{ID} = V_A - V_B$	$\overline{RE}$	R
$V_{ID} \geq 50 \text{ mV}$	L	H	$V_{ID} \geq 150 \text{ mV}$	L	H
$-50 \text{ mV} < V_{ID} < 50 \text{ mV}$	L	?	$50 \text{ mV} < V_{ID} < 150 \text{ mV}$	L	?
$V_{ID} \leq -50 \text{ mV}$	L	L	$V_{ID} \leq 50 \text{ mV}$	L	L
X	H	Z	X	H	Z
X	Open	Z	X	Open	Z
Open Circuit	L	?	Open Circuit	L	L


## DRIVERS

INPUT	ENABLE	OUTPUTS	
D	DE	A OR Y	B OR Z
L	H	L	H
H	H	H	L
OPEN	H	L	H
X	OPEN	Z	Z
X	L	Z	Z


H = high level, L = low level, Z = high impedance, X = Don't care, ? = indeterminate

# EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS


DRIVER INPUT AND DRIVER ENABLE




DRIVER OUTPUT




RECEIVER ENABLE



RECEIVER INPUT



RECEIVER OUTPUT



## TYPICAL CHARACTERISTICS




Figure 13




Figure 14




Figure 15




Figure 16




Figure 17




Figure 18




Figure 19




Figure 20






Figure 21




Figure 22




Figure 23




Figure 24




Figure 25




Figure 26




Figure 27




Figure 28




Figure 29




Figure 30




Figure 31





Figure 32

**ADDED RECEIVER TYPE-2 PEAK-TO-PEAK JITTER**


**vs**  
**DATA RATE**



**Figure 33**


**ADDED DRIVER PEAK-TO-PEAK JITTER**

**vs**  
**DATA RATE**




**Figure 34**

**DRIVER OUTPUT EYE PATTERN**  
200 Mbps, 2<sup>15</sup>-1 PRBS, V<sub>CC</sub> = 3.3 V



**Figure 35**

**RECEIVER OUTPUT EYE PATTERN**  
200 Mbps, 2<sup>15</sup>-1 PRBS, V<sub>CC</sub> = 3.3 V,  
|V<sub>ID</sub>| = 200 mV, V<sub>IC</sub> = 1 V



**Figure 36**

## APPLICATION INFORMATION

### SOURCE SYNCHRONOUS SYSTEM CLOCK (SSSC)

There are two approaches to transmit data in a synchronous system: centralized synchronous system clock (CSSC) and source synchronous system clock (SSSC). CSSC systems synchronize data transmission between different modules using a clock signal from a centralized source. The key requirement for a CSSC system is for data transmission and reception to complete during a single clock cycle. The maximum operating frequency is the inverse of the shortest clock cycle for which valid data transmission and reception can be ensured. SSSC systems achieve higher operating frequencies by sending clock and data signals together to eliminate the flight time on the transmission media, backplane, or cables. In SSSC systems, the maximum operating frequency is limited by the cumulated skews that can exist between clock and data. The absolute flight time of data on the backplane does not provide a limitation on the operating frequency as it does with CSSC.

The SN65MLVD082 can be designed for interfacing the data and clock to support source synchronous system clock (SSSC) operation. It is specified for transmitting data up to 250 Mbps and clock frequencies up to 125 MHz. The figure below shows an example of a SSSC architecture supported by M-LVDS transceivers. The SN65MLVD206, a single channel transceiver, transmits the main system clock between modules. A retiming unit is then applied to the main system clock to generate a local clock for subsystem synchronization processing. System operating data (or control) and subsystem clock signals are generated from the data processing unit, such as a microprocessor, FPGA, or ASIC, on module 1, and sent to slave modules through the SN65MLVD082. Such design configurations are common while transmitting parallel control data over the backplane with a higher SSSC subsystem clock frequency. The subsystem clock frequency is aligned with the operating frequencies of the data processing unit to synchronize data transmission between different units.




Figure 37. Using Differential M-LVDS to Perform Source Synchronous System Clock Distribution

The maximum SSSC frequencies in a transparent mode can be calculated with the following equation:

$$f_{\max(\text{clk})} \leq 1/[t_{\text{sk(o)Source}} + t_{\text{sk(p-p)DRVR}} + t_{\text{sk(flight)BP}} + t_{\text{sk(p-p)RCVR}}]$$

Setup time and hold time on the receiver side are decided by the data processing unit, FPGA, or ASIC in this example. By considering data passes through the transceiver only, the general calculation result is 238 MHz when using the following data:

$t_{\text{sk(o)Source}} = 2.0 \text{ ns}$	Output skew of data processing unit; any skew between data bits, or clock and data bits
$t_{\text{sk(p-p)DRVR}} = 0.6 \text{ ns}$	Driver part-to-part skew of the SN65MLVD082
$t_{\text{sk(flight)BP}} = 0.4 \text{ ns}$	Skew of propagation delay on the backplane between data and clock
$t_{\text{sk(p-p)RCVR}} = 1.0 \text{ ns}$	Receiver part-to-part skew of the SN65MLVD082

The 238-MHz maximum operating speed calculated above was determined based on data and clock skews only. Another important consideration when calculating the maximum operating speed is output transition time. Transition-time-limited operating speed can be calculated from the following formula:

$$f = 45\% \times \frac{1}{2 \times t_{\text{transition}}}$$

Using the typical transition time of the SN65MLVD082 of 1.4 ns, a transition-time-limited operating frequency of 170 MHz can be supported.

In addition to the high operating frequencies of SSSC that can be ensured, the SN65MLVD082 presents other benefits as other M-LVDS bus transceivers can provide:

- Robust system operation due to common mode noise cancellation using a low voltage differential receiver
- Low EMI radiation noise due to differential signaling improves signal integrity through the backplane
- A singly terminated transmission line is easy to design and implement
- Low power consumption in both active and idle modes minimizes thermal concerns on each module

In dense backplane design, these benefits are important for improving the performance of the whole system.

A similar result can be achieved with the SN65MLVD080.

## DGG (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-153

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<b>Products</b>		<b>Applications</b>	
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>	Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>	Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>	Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>	Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
		Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
		Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated