



CYPRESS  
P E R F O R M

PRELIMINARY

CY7C1024DV33

## 3-Mbit (128K X 24) Static RAM

### Features

- **High speed**
  - $t_{AA} = 8$  ns
- **Low active power**
  - $I_{CC} = 185$  mA @ 8 ns
- **Low CMOS standby power**
  - $I_{SB2} = 25$  mA
- **Operating voltages of  $3.3 \pm 0.3$  V**
- **2.0V data retention**
- **Automatic power-down when deselected**
- **TTL-compatible inputs and outputs**
- **Easy memory expansion with  $\overline{CE}_1$ ,  $\overline{CE}_2$  and  $\overline{CE}_3$  features**
- **Available in Pb-Free Standard 119-ball PBGA**

### Functional Description


The CY7C1024DV33 is a high-performance CMOS static RAM organized as 128K words by 24 bits. This device has an automatic power-down feature that significantly reduces power consumption when deselected.

To write to the device, enable the chip ( $\overline{CE}_1$  LOW,  $CE_2$  HIGH and  $\overline{CE}_3$  LOW) while forcing the Write Enable (WE) input LOW.

To read from the device, enable the chip by taking  $\overline{CE}_1$  LOW,  $CE_2$  HIGH and  $\overline{CE}_3$  LOW while forcing the Output Enable (OE) LOW and the Write Enable (WE) HIGH. See the truth table at the back of this data sheet for a complete description of Read and Write modes.

The 24 I/O pins ( $I/O_0$ – $I/O_{23}$ ) are placed in a high-impedance state when all the chip selects are HIGH or when the output enable (OE) is HIGH during a READ mode. For further details, refer to the truth table of this data sheet.

### Functional Block Diagram



### Selection Guide

	<b>-8</b>	<b>Unit</b>
Maximum Access Time	8	ns
Maximum Operating Current	185	mA
Maximum CMOS Standby Current	25	mA

**Pin Configurations<sup>[1]</sup>**
**119 PBGA**  
 Top View

	<b>1</b>	<b>2</b>	<b>3</b>	<b>4</b>	<b>5</b>	<b>6</b>	<b>7</b>
<b>A</b>	NC	A	A	A	A	A	NC
<b>B</b>	NC	A	A	$\overline{CE}_1$	A	A	NC
<b>C</b>	I/O <sub>12</sub>	NC	CE <sub>2</sub>	NC	$\overline{CE}_3$	NC	I/O <sub>0</sub>
<b>D</b>	I/O <sub>13</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	I/O <sub>1</sub>
<b>E</b>	I/O <sub>14</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	I/O <sub>2</sub>
<b>F</b>	I/O <sub>15</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	I/O <sub>3</sub>
<b>G</b>	I/O <sub>16</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	I/O <sub>4</sub>
<b>H</b>	I/O <sub>17</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	I/O <sub>5</sub>
<b>J</b>	NC	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	NC
<b>K</b>	I/O <sub>18</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	I/O <sub>6</sub>
<b>L</b>	I/O <sub>19</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	I/O <sub>7</sub>
<b>M</b>	I/O <sub>20</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	I/O <sub>8</sub>
<b>N</b>	I/O <sub>21</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	I/O <sub>9</sub>
<b>P</b>	I/O <sub>22</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	I/O <sub>10</sub>
<b>R</b>	I/O <sub>23</sub>	NC	NC	NC	NC	NC	I/O <sub>11</sub>
<b>T</b>	NC	A	A	$\overline{WE}$	A	A	NC
<b>U</b>	NC	A	A	$\overline{OE}$	A	A	NC

**Note:**

 1. NC pins are not connected on the die

**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$

Ambient Temperature with

Power Applied .....  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$

Supply Voltage on  $V_{\text{CC}}$  Relative to GND<sup>[2]</sup> ....  $-0.5\text{V}$  to  $+4.6\text{V}$

DC Voltage Applied to Outputs  
in High-Z State<sup>[2]</sup> .....  $-0.5\text{V}$  to  $V_{\text{CC}} + 0.5\text{V}$

DC Input Voltage<sup>[2]</sup> .....  $-0.5\text{V}$  to  $V_{\text{CC}} + 0.5\text{V}$

Current into Outputs (LOW) ..... 20 mA

Static Discharge Voltage ..... >2001V

(per MIL-STD-883, Method 3015)

Latch-up Current ..... >200 mA

**Operating Range**

Range	Ambient Temperature	$V_{\text{CC}}$
Commercial	$0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$	$3.3\text{V} \pm 0.3\text{V}$

**DC Electrical Characteristics** Over the Operating Range


Parameter	Description	Test Conditions <sup>[7]</sup>	-8		Unit
			Min.	Max.	
$V_{\text{OH}}$	Output HIGH Voltage	$V_{\text{CC}} = \text{Min.}$ , $I_{\text{OH}} = -4.0\text{ mA}$	2.4		V
$V_{\text{OL}}$	Output LOW Voltage	$V_{\text{CC}} = \text{Min.}$ , $I_{\text{OL}} = 8.0\text{ mA}$		0.4	V
$V_{\text{IH}}$	Input HIGH Voltage		2.0	$V_{\text{CC}} + 0.3$	V
$V_{\text{IL}}^{[2]}$	Input LOW Voltage		-0.3	0.8	V
$I_{\text{IX}}$	Input Leakage Current	$\text{GND} \leq V_{\text{I}} \leq V_{\text{CC}}$	-1	+1	$\mu\text{A}$
$I_{\text{IOZ}}$	Output Leakage Current	$\text{GND} \leq V_{\text{OUT}} \leq V_{\text{CC}}$ , Output Disabled	-1	+1	$\mu\text{A}$
$I_{\text{CC}}$	$V_{\text{CC}}$ Operating Supply Current	$V_{\text{CC}} = \text{Max.}$ , $f = f_{\text{MAX}} = 1/t_{\text{RC}}$ $I_{\text{OUT}} = 0\text{ mA}$ CMOS levels		185	mA
$I_{\text{SB1}}$	Automatic CE Power-down Current — TTL Inputs	$\text{Max. } V_{\text{CC}}, \text{CE} \geq V_{\text{IH}}$ $V_{\text{IN}} \geq V_{\text{IH}}$ or $V_{\text{IN}} \leq V_{\text{IL}}$ , $f = f_{\text{MAX}}$		30	mA
$I_{\text{SB2}}$	Automatic CE Power-down Current — CMOS Inputs	$\text{Max. } V_{\text{CC}}, \text{CE} \geq V_{\text{CC}} - 0.3\text{V}$ , $V_{\text{IN}} \geq V_{\text{CC}} - 0.3\text{V}$ , or $V_{\text{IN}} \leq 0.3\text{V}$ , $f = 0$		25	mA

**Capacitance<sup>[3]</sup>**

Parameter	Description	Test Conditions	Max.	Unit
$C_{\text{IN}}$	Input Capacitance	$T_A = 25^{\circ}\text{C}$ , $f = 1\text{ MHz}$ , $V_{\text{CC}} = 3.3\text{V}$	8	pF
$C_{\text{OUT}}$	I/O Capacitance		10	pF

**Thermal Resistance<sup>[3]</sup>**

Parameter	Description	Test Conditions	PBGA	Unit
$\Theta_{\text{JA}}$	Thermal Resistance (Junction to Ambient)	Still Air, soldered on a $3 \times 4.5$ inch, four-layer printed circuit board	TBD	$^{\circ}\text{C/W}$
$\Theta_{\text{JC}}$	Thermal Resistance (Junction to Case)		TBD	$^{\circ}\text{C/W}$

**AC Test Loads and Waveforms<sup>[4]</sup>**

**Notes:**

2.  $V_{\text{IL}}$  (min.) =  $-2.0\text{V}$  and  $V_{\text{IH}}(\text{max.}) = V_{\text{CC}} + 2\text{V}$  for pulse durations of less than 20 ns.

3. Tested initially and after any design or process changes that may affect these parameters.

4. Valid SRAM operation does not occur until the power supplies have reached the minimum operating  $V_{\text{DD}}$  ( $3.0\text{V}$ ).  $100\text{ }\mu\text{s}$  ( $t_{\text{power}}$ ) after reaching the minimum operating  $V_{\text{DD}}$ , normal SRAM operation can begin including reduction in  $V_{\text{DD}}$  to the data retention ( $V_{\text{CCDR}}$ ,  $2.0\text{V}$ ) voltage.

**AC Switching Characteristics** Over the Operating Range <sup>[5]</sup>

Parameter	Description	-8		Unit
		Min.	Max.	
<b>Read Cycle</b>				
$t_{\text{power}}$ <sup>[6]</sup>	$V_{\text{CC}}$ (typical) to the first access	100		μs
$t_{\text{RC}}$	Read Cycle Time	8		ns
$t_{\text{AA}}$	Address to Data Valid		8	ns
$t_{\text{OHA}}$	Data Hold from Address Change	3		ns
$t_{\text{ACE}}$	$\overline{\text{CE}}$ active LOW to Data Valid <sup>[7]</sup>		8	ns
$t_{\text{DOE}}$	$\overline{\text{OE}}$ LOW to Data Valid		5	ns
$t_{\text{LZOE}}$	$\overline{\text{OE}}$ LOW to Low-Z <sup>[8]</sup>	1		ns
$t_{\text{HZOE}}$	$\overline{\text{OE}}$ HIGH to High-Z <sup>[8]</sup>		5	ns
$t_{\text{LZCE}}$	$\overline{\text{CE}}$ active LOW to Low-Z <sup>[7, 8]</sup>	3		ns
$t_{\text{HZCE}}$	$\overline{\text{CE}}$ deselect HIGH to High-Z <sup>[7, 8]</sup>		5	ns
$t_{\text{PU}}$	$\overline{\text{CE}}$ active LOW to Power-up <sup>[7, 9]</sup>	0		ns
$t_{\text{PD}}$	$\overline{\text{CE}}$ deselect HIGH to Power-down <sup>[7, 9]</sup>		8	ns
<b>Write Cycle</b> <sup>[10, 11]</sup>				
$t_{\text{WC}}$	Write Cycle Time	8		ns
$t_{\text{SCE}}$	$\overline{\text{CE}}$ active LOW to Write End <sup>[7]</sup>	6		ns
$t_{\text{AW}}$	Address Set-up to Write End	6		ns
$t_{\text{HA}}$	Address Hold from Write End	0		ns
$t_{\text{SA}}$	Address Set-up to Write Start	0		ns
$t_{\text{PWE}}$	$\overline{\text{WE}}$ Pulse Width	6		ns
$t_{\text{SD}}$	Data Set-up to Write End	5		ns
$t_{\text{HD}}$	Data Hold from Write End	0		ns
$t_{\text{LZWE}}$	$\overline{\text{WE}}$ HIGH to Low-Z <sup>[8]</sup>	3		ns
$t_{\text{HZWE}}$	$\overline{\text{WE}}$ LOW to High-Z <sup>[8]</sup>		5	ns


**Notes:**

5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V. Test conditions for the read cycle use output loading as shown in part a) of the AC test loads, unless specified otherwise.
6.  $t_{\text{power}}$  gives the minimum amount of time that the power supply should be at typical  $V_{\text{CC}}$  values until the first memory access is performed.
7.  $\overline{\text{CE}}$  refers to a combination of  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ , and  $\overline{\text{CE}}_3$ .  $\overline{\text{CE}}$  is active LOW when  $\overline{\text{CE}}_1$  is LOW and  $\overline{\text{CE}}_2$  is HIGH and  $\overline{\text{CE}}_3$  is LOW.  $\overline{\text{CE}}$  is deselect HIGH when  $\overline{\text{CE}}_1$  is HIGH or  $\overline{\text{CE}}_2$  is LOW or  $\overline{\text{CE}}_3$  is HIGH
8.  $t_{\text{HZOE}}$ ,  $t_{\text{HZCE}}$ ,  $t_{\text{HZWE}}$ ,  $t_{\text{LZOE}}$ ,  $t_{\text{LZCE}}$ ,  $t_{\text{LZWE}}$ , are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±200 mV from steady-state voltage.
9. These parameters are guaranteed by design and are not tested.
10. The internal write time of the memory is defined by the overlap of  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$  and  $\overline{\text{CE}}_3$  LOW and  $\overline{\text{WE}}$  LOW. The chip enables must be active and  $\overline{\text{WE}}$  must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
11. The minimum write cycle time for Write Cycle No. 3 ( $\overline{\text{WE}}$  controlled,  $\overline{\text{OE}}$  LOW) is the sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .

## Data Retention Characteristics (Over the Operating Range)


Parameter	Description	Conditions	Min.	Typ.	Max.	Unit
$V_{DR}$	$V_{CC}$ for Data Retention		2			V
$I_{CCDR}$	Data Retention Current	$V_{CC} = 2V$ , $CE_1 \geq V_{CC} - 0.2V$ , $CE_2 \leq 0.2V$ , $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$			25	mA
$t_{CDR}^{[3]}$	Chip Deselect to Data Retention Time		0			ns
$t_R^{[12]}$	Operation Recovery Time		$t_{RC}$			ns

## Data Retention Waveform




## Switching Waveforms

## Read Cycle No. 1<sup>[13, 15]</sup>






## Read Cycle No. 2 (OE Controlled)<sup>[14, 15, 16]</sup>



### Notes:

Notes:

- 12. Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(\min.)} \geq 50 \mu s$  or stable at  $V_{CC(\min.)} \geq 50 \mu s$
- 13. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .
- 14.  $\overline{CE}$  refers to a combination of  $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{CE}_3$ .  $\overline{CE}$  is active LOW when  $\overline{CE}_1$  LOW and  $CE_2$  HIGH and  $\overline{CE}_3$  LOW.
- 15. WE is HIGH for read cycle.
- 16. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.

**Switching Waveforms (continued)**
**Write Cycle No. 1 ( $\overline{CE}$  Controlled)<sup>[14, 17, 18]</sup>**

**Write Cycle No. 2 ( $\overline{WE}$  Controlled,  $\overline{OE}$  HIGH During Write)<sup>[14, 17, 18]</sup>**

**Write Cycle No. 3 ( $\overline{WE}$  Controlled,  $\overline{OE}$  LOW)<sup>[14, 18]</sup>**

**Notes:**

17. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .
18. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  going HIGH, the output remains in a high-impedance state.
19. During this period the I/Os are in the output state and input signals should not be applied.


## Truth Table

<b><math>\overline{CE_1}</math></b>	<b><math>CE_2</math></b>	<b><math>\overline{CE_3}</math></b>	<b><math>OE</math></b>	<b><math>WE</math></b>	<b><math>I/O_0 - I/O_{23}</math></b>	<b>Mode</b>	<b>Power</b>
H	X	X	X	X	High-Z	Power-down	Standby ( $I_{SB}$ )
X	L	X	X	X	High-Z	Power-down	Standby ( $I_{SB}$ )
X	X	H	X	X	High-Z	Power-down	Standby ( $I_{SB}$ )
L	H	L	L	H	Full Data Out	Read	Active ( $I_{CC}$ )
L	H	L	X	L	Full Data In	Write	Active ( $I_{CC}$ )
L	H	L	H	H	High-Z	Selected, Outputs Disabled	Active ( $I_{CC}$ )

## Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
8	CY7C1024DV33-8BGXC	51-85115	119-ball Plastic Ball Grid Array (14 x 22 x 2.4 mm) (Pb-free)	Commercial

## Package Diagram



All product and company names mentioned in this document may be the trademarks of their respective holders.

**Document History Page**

**Document Title: CY7C1024DV33 3-Mbit (128K X 24) Static RAM**  
**Document Number: 001-08353**

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	469517	See ECN	NXR	New Data Sheet
*A	499604	See ECN	NXR	Added note# 1 for NC pins Changed $I_{CC}$ spec from 150 mA to 185 mA Updated Test Condition for $I_{CC}$ in DC Electrical Characteristics table Added note for $t_{ACE}$ , $t_{LZCE}$ , $t_{HZCE}$ , $t_{PU}$ , $t_{PD}$ , $t_{SCE}$ in AC Switching Characteristics Table on page# 4