

3-Mbit (128K X 24) Static RAM

Features

- **High speed**
 - $t_{AA} = 8 \text{ ns}$
- **Low active power**
 - $I_{CC} = 185 \text{ mA @ } 8 \text{ ns}$
- **Low CMOS standby power**
 - $I_{SB2} = 25 \text{ mA}$
- **Operating voltages of $3.3 \pm 0.3\text{V}$**
- **2.0V data retention**
- **Automatic power-down when deselected**
- **TTL-compatible inputs and outputs**
- **Easy memory expansion with \overline{CE}_1 , CE_2 and \overline{CE}_3 features**
- **Available in Pb-Free Standard 119-ball PBGA**

Functional Description


The CY7C1024DV33 is a high-performance CMOS static RAM organized as 128K words by 24 bits. This device has an automatic power-down feature that significantly reduces power consumption when deselected.

To write to the device, enable the chip (\overline{CE}_1 LOW, CE_2 HIGH and CE_3 LOW) while forcing the Write Enable (WE) input LOW.

To read from the device, enable the chip by taking \overline{CE}_1 LOW, CE_2 HIGH and CE_3 LOW while forcing the Output Enable (\overline{OE}) LOW and the Write Enable (WE) HIGH. See the truth table at the back of this data sheet for a complete description of Read and Write modes.

The 24 I/O pins (I/O_0 – I/O_{23}) are placed in a high-impedance state when all the chip selects are HIGH or when the output enable (\overline{OE}) is HIGH during a READ mode. For further details, refer to the truth table of this data sheet.

Functional Block Diagram



Selection Guide

	–8	Unit
Maximum Access Time	8	ns
Maximum Operating Current	185	mA
Maximum CMOS Standby Current	25	mA

Pin Configurations^[1]
**119 PBGA
Top View**

	1	2	3	4	5	6	7
A	NC	A	A	A	A	A	NC
B	NC	A	A	\overline{CE}_1	A	A	NC
C	I/O ₁₂	NC	CE ₂	NC	\overline{CE}_3	NC	I/O ₀
D	I/O ₁₃	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	I/O ₁
E	I/O ₁₄	V _{SS}	V _{DD}	V _{SS}	V _{DD}	V _{SS}	I/O ₂
F	I/O ₁₅	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	I/O ₃
G	I/O ₁₆	V _{SS}	V _{DD}	V _{SS}	V _{DD}	V _{SS}	I/O ₄
H	I/O ₁₇	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	I/O ₅
J	NC	V _{SS}	V _{DD}	V _{SS}	V _{DD}	V _{SS}	NC
K	I/O ₁₈	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	I/O ₆
L	I/O ₁₉	V _{SS}	V _{DD}	V _{SS}	V _{DD}	V _{SS}	I/O ₇
M	I/O ₂₀	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	I/O ₈
N	I/O ₂₁	V _{SS}	V _{DD}	V _{SS}	V _{DD}	V _{SS}	I/O ₉
P	I/O ₂₂	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	I/O ₁₀
R	I/O ₂₃	NC	NC	NC	NC	NC	I/O ₁₁
T	NC	A	A	\overline{WE}	A	A	NC
U	NC	A	A	\overline{OE}	A	A	NC

Note:

1. NC pins are not connected on the die

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65°C to +150°C

Ambient Temperature with
Power Applied -55°C to +125°C

Supply Voltage on V_{CC} Relative to GND^[2] -0.5V to +4.6V

DC Voltage Applied to Outputs
in High-Z State^[2] -0.5V to $V_{CC} + 0.5V$

DC Input Voltage^[2] -0.5V to $V_{CC} + 0.5V$

Current into Outputs (LOW) 20 mA

Static Discharge Voltage >2001V
(per MIL-STD-883, Method 3015)

Latch-up Current >200 mA

Operating Range

Range	Ambient Temperature	V_{CC}
Commercial	0°C to +70°C	3.3V ± 0.3V

DC Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions ^[7]	-8		Unit
			Min.	Max.	
V_{OH}	Output HIGH Voltage	$V_{CC} = \text{Min.}, I_{OH} = -4.0 \text{ mA}$	2.4		V
V_{OL}	Output LOW Voltage	$V_{CC} = \text{Min.}, I_{OL} = 8.0 \text{ mA}$		0.4	V
V_{IH}	Input HIGH Voltage		2.0	$V_{CC} + 0.3$	V
$V_{IL}^{[2]}$	Input LOW Voltage		-0.3	0.8	V
I_{IX}	Input Leakage Current	$GND \leq V_I \leq V_{CC}$	-1	+1	μA
I_{OZ}	Output Leakage Current	$GND \leq V_{OUT} \leq V_{CC}$, Output Disabled	-1	+1	μA
I_{CC}	V_{CC} Operating Supply Current	$V_{CC} = \text{Max.}, f = f_{MAX} = 1/t_{RC}$ $I_{OUT} = 0 \text{ mA CMOS levels}$		185	mA
I_{SB1}	Automatic CE Power-down Current — TTL Inputs	Max. V_{CC} , $\overline{CE} \geq V_{IH}$ $V_{IN} \geq V_{IH}$ or $V_{IN} \leq V_{IL}$, $f = f_{MAX}$		30	mA
I_{SB2}	Automatic CE Power-down Current — CMOS Inputs	Max. V_{CC} , $\overline{CE} \geq V_{CC} - 0.3V$, $V_{IN} \geq V_{CC} - 0.3V$, or $V_{IN} \leq 0.3V$, $f = 0$		25	mA


Capacitance^[3]

Parameter	Description	Test Conditions	Max.	Unit
C_{IN}	Input Capacitance	$T_A = 25^\circ\text{C}, f = 1 \text{ MHz}, V_{CC} = 3.3V$	8	pF
C_{OUT}	I/O Capacitance		10	pF

Thermal Resistance^[3]

Parameter	Description	Test Conditions	PBGA	Unit
Θ_{JA}	Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	TBD	°C/W
Θ_{JC}	Thermal Resistance (Junction to Case)		TBD	°C/W

AC Test Loads and Waveforms^[4]



Notes:

- $V_{IL} (\text{min.}) = -2.0V$ and $V_{IH} (\text{max.}) = V_{CC} + 2V$ for pulse durations of less than 20 ns.
- Tested initially and after any design or process changes that may affect these parameters.
- Valid SRAM operation does not occur until the power supplies have reached the minimum operating V_{DD} (3.0V). 100 μs (t_{power}) after reaching the minimum operating V_{DD} , normal SRAM operation can begin including reduction in V_{DD} to the data retention (V_{CCDR} , 2.0V) voltage.

AC Switching Characteristics Over the Operating Range ^[5]

Parameter	Description	−8		Unit
		Min.	Max.	
Read Cycle				
t _{power} ^[6]	V _{CC} (typical) to the first access	100		μs
t _{RC}	Read Cycle Time	8		ns
t _{AA}	Address to Data Valid		8	ns
t _{OHA}	Data Hold from Address Change	3		ns
t _{ACE}	$\overline{\text{CE}}$ active LOW to Data Valid ^[7]		8	ns
t _{DOE}	$\overline{\text{OE}}$ LOW to Data Valid		5	ns
t _{LZOE}	$\overline{\text{OE}}$ LOW to Low-Z ^[8]	1		ns
t _{HZOE}	$\overline{\text{OE}}$ HIGH to High-Z ^[8]		5	ns
t _{LZCE}	$\overline{\text{CE}}$ active LOW to Low-Z ^[7, 8]	3		ns
t _{HZCE}	$\overline{\text{CE}}$ deselect HIGH to High-Z ^[7, 8]		5	ns
t _{PU}	$\overline{\text{CE}}$ active LOW to Power-up ^[7, 9]	0		ns
t _{PD}	$\overline{\text{CE}}$ deselect HIGH to Power-down ^[7, 9]		8	ns
Write Cycle ^[10, 11]				
t _{WC}	Write Cycle Time	8		ns
t _{SCE}	$\overline{\text{CE}}$ active LOW to Write End ^[7]	6		ns
t _{AW}	Address Set-up to Write End	6		ns
t _{HA}	Address Hold from Write End	0		ns
t _{SA}	Address Set-up to Write Start	0		ns
t _{PWE}	$\overline{\text{WE}}$ Pulse Width	6		ns
t _{SD}	Data Set-up to Write End	5		ns
t _{HD}	Data Hold from Write End	0		ns
t _{LZWE}	$\overline{\text{WE}}$ HIGH to Low-Z ^[8]	3		ns
t _{HZWE}	$\overline{\text{WE}}$ LOW to High-Z ^[8]		5	ns


Notes:

5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V. Test conditions for the read cycle use output loading as shown in part a) of the AC test loads, unless specified otherwise.
6. t_{power} gives the minimum amount of time that the power supply should be at typical V_{CC} values until the first memory access is performed.
7. $\overline{\text{CE}}$ refers to a combination of $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, and $\overline{\text{CE}}_3$. $\overline{\text{CE}}$ is active LOW when $\overline{\text{CE}}_1$ is LOW and $\overline{\text{CE}}_2$ is HIGH and $\overline{\text{CE}}_3$ is LOW. $\overline{\text{CE}}$ is deselect HIGH when $\overline{\text{CE}}_1$ is HIGH or $\overline{\text{CE}}_2$ is LOW or $\overline{\text{CE}}_3$ is HIGH.
8. t_{HZOE} , t_{HZCE} , t_{HZWE} , and t_{LZOE} , t_{LZCE} , t_{LZWE} , are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
9. These parameters are guaranteed by design and are not tested.
10. The internal write time of the memory is defined by the overlap of $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ and $\overline{\text{CE}}_3$ LOW and $\overline{\text{WE}}$ LOW. The chip enables must be active and $\overline{\text{WE}}$ must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
11. The minimum write cycle time for Write Cycle No. 3 ($\overline{\text{WE}}$ controlled, $\overline{\text{OE}}$ LOW) is the sum of t_{HZWE} and t_{SD} .

Data Retention Characteristics (Over the Operating Range)


Parameter	Description	Conditions	Min.	Typ.	Max.	Unit
V_{DR}	V_{CC} for Data Retention		2			V
I_{CCDR}	Data Retention Current	$V_{CC} = 2V$, $CE_1 \geq V_{CC} - 0.2V$, $CE_2 \leq 0.2V$, $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$			25	mA
$t_{CDR}^{[3]}$	Chip Deselect to Data Retention Time		0			ns
$t_R^{[12]}$	Operation Recovery Time		t_{RC}			ns

Data Retention Waveform




Switching Waveforms

Read Cycle No. 1^[13, 15]



Read Cycle No. 2 (\overline{OE} Controlled)^[14, 15, 16]




Notes:


12. Full device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min.)} \geq 50 \mu s$ or stable at $V_{CC(min.)} \geq 50 \mu s$
13. Device is continuously selected. \overline{OE} , $CE = V_{IL}$.
14. \overline{CE} refers to a combination of \overline{CE}_1 , \overline{CE}_2 , and \overline{CE}_3 . \overline{CE} is active LOW when \overline{CE}_1 LOW and \overline{CE}_2 HIGH and \overline{CE}_3 LOW.
15. \overline{WE} is HIGH for read cycle.
16. Address valid prior to or coincident with \overline{CE} transition LOW.

Switching Waveforms (continued)


Write Cycle No. 1 ($\overline{\text{CE}}$ Controlled)^[14, 17, 18]



Write Cycle No. 2 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ HIGH During Write)^[14, 17, 18]



Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW)^[14, 18]



Notes:

17. Data I/O is high impedance if $\overline{\text{OE}} = V_{IH}$.
18. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.
19. During this period the I/Os are in the output state and input signals should not be applied.


Truth Table

\overline{CE}_1	\overline{CE}_2	\overline{CE}_3	\overline{OE}	\overline{WE}	I/O ₀ –I/O ₂₃	Mode	Power
H	X	X	X	X	High-Z	Power-down	Standby (I _{SB})
X	L	X	X	X	High-Z	Power-down	Standby (I _{SB})
X	X	H	X	X	High-Z	Power-down	Standby (I _{SB})
L	H	L	L	H	Full Data Out	Read	Active (I _{CC})
L	H	L	X	L	Full Data In	Write	Active (I _{CC})
L	H	L	H	H	High-Z	Selected, Outputs Disabled	Active (I _{CC})

Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
8	CY7C1024DV33-8BGXC	51-85115	119-ball Plastic Ball Grid Array (14 x 22 x 2.4 mm) (Pb-free)	Commercial

Package Diagram



All product and company names mentioned in this document may be the trademarks of their respective holders.

Document History Page

Document Title: CY7C1024DV33 3-Mbit (128K X 24) Static RAM Document Number: 001-08353				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	469517	See ECN	NXR	New Data Sheet
*A	499604	See ECN	NXR	Added note# 1 for NC pins Changed I _{CC} spec from 150 mA to 185 mA Updated Test Condition for I _{CC} in DC Electrical Characteristics table Added note for t _{ACE} , t _{LZCE} , t _{HZCE} , t _{PU} , t _{PD} , t _{SCE} in AC Switching Characteristics Table on page# 4