

# M62354P/FP/GP

# 8-bit 6ch D/A Converter with Buffer Amplifiers

REJ03D0872-0300 Rev.3.00 Mar 25, 2008

### **Description**

The M62354 is an integrated circuit semiconductor of CMOS structured with 6 channels of built-in D/A converters with output buffer operational amplifiers.

The 3-wire serial interface method is used for the transfer format of digital data to allow connection with microcomputer with minimum wiring.

It is able to cascading serial use with DO terminal.

The output buffer operational amplifier operates in the whole voltage range from power supply to ground for both input/output.


#### **Features**

- 12-bit serial data input (3-wire serial data transfer method)
- Highly stable output buffer operational amplifier allow operation in the all voltage range from power supply to ground.


### **Application**

Adjustment/control of industrial or home-use electronic equipment, such as VTR camera, VTR set, TV, and CRT display.

### **Block Diagram**



# **Pin Arrangement**




## **Pin Description**

Pin No.	Pin Name	Function
4 (4)	DI	Serial data input terminal
1 (1)	DO	Serial data output terminal
3 (3)	CLK	Serial clock input terminal
2 (2)	LD	LD terminal input high level then latch circuit data load
5 (5)	A <sub>O1</sub>	8-bit D/A converter output terminal
6 (6)	A <sub>O2</sub>	
9 (11)	A <sub>O3</sub>	
10 (12)	A <sub>O4</sub>	
11 (13)	A <sub>O5</sub>	
12 (14)	A <sub>O6</sub>	
14 (16)	V <sub>CC</sub>	Power supply terminal
7 (8)	GND	Digital and analog common GND
13 (15)	$V_{DD}$	D/A converter upper reference voltage input terminal
8 (9)	V <sub>SS</sub>	D/A converter lower reference voltage input terminal

Note: (): M62354GP

# **Block Diagram for Explanation of Terminals**



# **Absolute Maximum Ratings**

Item	Symbol	Ratings	Unit
Supply voltage	V <sub>CC</sub>	-0.3 to +7.0	V
D/A converter upper reference voltage	$V_{DD}$	-0.3 to +7.0	V
Input voltage	V <sub>IN</sub>	-0.3 to V <sub>CC</sub> + 0.3	V
Output voltage	Vo	-0.3 to V <sub>CC</sub> + 0.3	V
Power dissipation	Pd	440 (P) / 250 (FP) / 150 (GP)	mW
Operating temperature	Topr	-20 to +85	°C
Storage temperature	Tstg	-40 to +125	°C

## **Electrical Characteristics**

### <Digital Part>

 $(V_{CC}, VrefU = 5 V \pm 10\%, V_{CC} \ge VrefU, GND, VrefL = 0 V, Ta = -20 to +85$ °C, unless otherwise noted.)

		Limits				
Item	Symbol	Min	Тур	Max	Unit	Conditions
Supply voltage	Vcc	4.5	5.0	5.5	V	
Circuit current	Icc	_	0.7	2.5	mA	CLK = 1 MHz operation
						$V_{CC} = 5 \text{ V}, I_{AO} = 0 \mu A$
Input leak current	I <sub>ILK</sub>	-10	1	10	μΑ	$V_{IN} = 0$ to $V_{CC}$
Input low voltage	V <sub>IL</sub>	_	1	0.2 V <sub>CC</sub>	V	
Input high voltage	V <sub>IH</sub>	0.8 V <sub>CC</sub>	1	_	V	
Output low voltage	V <sub>OL</sub>	_	_	0.4	V	I <sub>OL</sub> = 2.5 mA
Output high voltage	V <sub>OH</sub>	V <sub>CC</sub> - 0.4	_	_	V	$I_{OH} = -400 \mu A$

### <Analog Part>

( $V_{CC}$ , VrefU = 5 V  $\pm$  10%,  $V_{CC} \ge VrefU$ , Ta = -20 to  $+85^{\circ}C$ , unless otherwise noted.)


			Limits			
Item	Symbol	Min	Тур	Max	Unit	Conditions
Current dissipation	I <sub>DD</sub>	_	0.7	1.3	mA	VrefU = 5 V, VrefL = 0 V
						Data condition: at maximum current
D/A converter upper	$V_{DD}$	3.5	_	V <sub>CC</sub>	V	The output does not necessarily be
reference voltage range						the value within the reference voltage
D/A converter lower	Vss	GND	_	V <sub>CC</sub> - 3.5	V	setting range. The output value is
reference voltage range						determined by the buffer amplifier output voltage range ( $V_{AO}$ ).
Buffer amplifier output	V <sub>AO</sub>	0.1		V <sub>CC</sub> - 0.1	V	$I_{AO} = \pm 100 \mu\text{A}$
voltage range	V AO	0.2	_	$V_{CC} - 0.2$		$I_{AO} = \pm 500 \mu\text{A}$
Buffer amplifier output	I <sub>AO</sub>		_	1	mA	Upper side saturation voltage = 0.3 V
drive range	-40	·				Lower side saturation voltage = 0.2 V
Differential nonlinearity	S <sub>DL</sub>	-1.0	_	1.0	LSB	VrefU = 4.79 V
error						VrefL = 0.95 V
Nonlinearity error	S <sub>L</sub>	-1.5	_	1.5	LSB	$V_{CC} = 5.5 \text{ V} (15 \text{ mV/LSB})$
Zero code error	S <sub>ZERO</sub>	-2	_	2	LSB	Without load ( $I_{AO} = \pm 0 \mu A$ )
Full scale error	S <sub>FULL</sub>	-2	_	2	LSB	
Output capacitive load	Co			0.1	μF	
Buffer amplifier output	Ro	_	5	_	Ω	
impedance						

### **AC Characteristics**


 $(V_{CC}, VrefU = 5 V \pm 10\%, V_{CC} \ge VrefU, GND, VrefL = 0 V, Ta = -20 to +85$ °C, unless otherwise noted.)

			Limits			
Item	Symbol	Min	Тур	Max	Unit	Conditions
Clock "L" pulse width	t <sub>CKL</sub>	200	_	_	ns	
Clock "H" pulse width	tckH	200	_	_	ns	
Clock rise time	t <sub>CR</sub>	_	_	200	ns	
Clock fall time	t <sub>CF</sub>	_	_	200	ns	
Data setup time	t <sub>DCH</sub>	30	_	_	ns	
Data hold time	t <sub>CHD</sub>	60	_	_	ns	
LD setup time	t <sub>CHL</sub>	200	_	_	ns	
LD hold time	t <sub>LDC</sub>	100	_	_	ns	
LD "H" pulse width	t <sub>LDH</sub>	100	_	_	ns	
Data output delay time	t <sub>DO</sub>	70	_	350	ns	C <sub>L</sub> ≤ 100 pF
D/A output setting time	t <sub>LDD</sub>	_	_	300	μS	$C_L \le 100 \text{ pF}, V_{AO}: 0.5 \leftrightarrow 4.5 \text{ V}$
						The time until the output becomes
						the final value of 1/2 LSB

# **Timing Chart**



# **Digital Data Format**



### **DAC Data**


D0	D1	D2	D3	D4	D5	D6	D7	D/A Output
0	0	0	0	0	0	0	0	(VrefU – VrefL) / 256 × 1 + VrefL
1	0	0	0	0	0	0	0	(VrefU – VrefL) / 256 × 2 + VrefL
0	1	0	0	0	0	0	0	(VrefU – VrefL) / 256 × 3 + VrefL
1	1	0	0	0	0	0	0	(VrefU – VrefL) / 256 × 4 + VrefL
:	:	:	:	:	:	:	:	:
0	1	1	1	1	1	1	1	(VrefU – VrefL) / 256 × 255 + VrefL
1	1	1	1	1	1	1	1	VrefU

Note:  $VrefU = V_{DD}$ ,  $VrefL = V_{SS}$ 


### **DAC Select Data**


D8	D9	D10	D11	DAC Selection
0	0	0	0	Don't care
0	0	0	1	A <sub>O1</sub> selection
0	0	1	0	A <sub>O2</sub> selection
0	0	1	1	A <sub>O3</sub> selection
0	1	0	0	A <sub>O4</sub> selection
0	1	0	1	A <sub>O5</sub> selection
0	1	1	0	A <sub>06</sub> selection
0	1	1	1	Don't care
1	0	0	0	Don't care
1	0	0	1	Don't care
1	0	1	0	Don't care
1	0	1	1	Don't care
1	1	0	0	Don't care
1	1	0	1	Don't care
1	1	1	0	Don't care
1	1	1	1	Don't care

# **Timing Chart (Model)**




# **Typical Characteristics**






## **Package Dimensions**

14P4 Plastic 14pin 300mil DIP





JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]		
P-LSSOP16-4.4x5-0.65	PLSP0016JA-A	16P2E-A	0.06g		
16 12 2 1		9	F	. A2 A1	NOTE)  1. DIMENSIONS **1" AND **2"  DO NOT INCLUDE MUD FLASH.  2. DIMENSION **7 DOES NOT INCLUDE TRIM OFFSET.
<	*2 D	*3 bp		Detail F	Reference Symbol   Min   Nom   Max

### Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

  1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girbs to any other rights of representations with respect to the information in this document in this document of the purpose of the respect of the information in this document in the product data, diagrams, charts, programs, algorithms, and application circuit examples.

  3. You should not use the products of the technology described in this document for the purpose of military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations, and procedures required to change without any plan protein. Before purchasing or using any Renesas products listed in this document, in the development is satisfied. The procedure is such as the development of the dev



### **RENESAS SALES OFFICES**

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

#### Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

**Renesas Technology Taiwan Co., Ltd.** 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510