

UC864 E/G/WD/WDU Hardware User Guide

1vv0300766a Rev.4 - 03/02/09



UC864-E/G/WD/WDU Hardware User Guide

1vv0300766a Rev.4 - 03/02/09

This document is relating to the following products:

PRODUCT	PART NUMBER
UC864-E	4990250031
UC864-G	4990250030
UC864-WDU	4990250051
UC864-WD	4990250050



Disclaimer

The information contained in this document is the proprietary information of Telit Communications S.p.A. and its affiliates ("TELIT"). The contents are confidential and any disclosure to persons other than the officers, employees, agents or subcontractors of the owner or licensee of this document, without the prior written consent of Telit, is strictly prohibited.

Telit makes every effort to ensure the quality of the information it makes available. Notwithstanding the foregoing, Telit does not make any warranty as to the information contained herein, and does not accept any liability for any injury, loss or damage of any kind incurred by use of or reliance upon the information.

Telit disclaims any and all responsibility for the application of the devices characterized in this document, and notes that the application of the device must comply with the safety standards of the applicable country, and where applicable, with the relevant wiring rules.

Telit reserves the right to make modifications, additions and deletions to this document due to typographical errors, inaccurate information, or improvements to programs and/or equipment at any time and without notice. Such changes will, nevertheless be incorporated into new editions of this application note.

All rights reserved.

© 2009 Telit Communications S.p.A.



Contents

1. OVERVIEW.....	6
1.1. UC864-E/G/WD/WDU PRODUCT SPECIFICATION	8
2. MECHANICAL DIMENSIONS.....	9
2.1. UC864-E MECHANICAL DIMENSIONS.....	9
2.2. UC864-G MECHANICAL DIMENSIONS	10
2.3. UC864-WD/WDU MECHANICAL DIMENSIONS.....	11
3. UC864-E/G/WD/WDU MODULE CONNECTIONS	12
3.1. PIN-OUT.....	12
3.2. ANTENNA CONNECTOR(S)	16
4. HARDWARE COMMANDS.....	17
4.1. TURNING ON THE UC864-E/G//WD/WDU	17
4.2. INITIALIZATION AND ACTIVATION STATE	17
4.3. TURNING OFF THE UC864-E/G/WD/WDU	20
4.3.1. <i>Hardware Shutdown</i>	20
4.3.2. <i>Hardware Unconditional Restart</i>	20
5. POWER SUPPLY.....	22
5.1. POWER SUPPLY REQUIREMENTS	22
5.2. GENERAL DESIGN RULES	24
5.2.1. <i>Electrical Design Guidelines</i>	24
5.2.1.1. + 5V Input Source Power Supply Design Guidelines	25
5.2.1.2. + 12V Input Source Power Supply Design Guidelines	26
5.2.1.3. Battery Source Power Supply Design Guidelines	28
5.2.1.4. Battery Charge Control Circuitry Design Guidelines.....	28
5.2.2. <i>Thermal Design Guidelines</i>	30
5.2.3. <i>Power Supply PCB Layout Guidelines</i>	32
6. ANTENNA(S).....	33
6.1. GSM/WCDMA ANTENNA REQUIREMENTS.....	33
6.2. GSM/WCDMA ANTENNA - INSTALLATION GUIDELINES	34
6.3. GPS ANTENNA REQUIREMENTS (UC864-G ONLY)	34
6.4. GPS ANTENNA - INSTALLATION GUIDELINES (UC864-G ONLY)	35
7. LOGIC LEVEL SPECIFICATIONS.....	36
7.1. RESET SIGNAL	38
8. SERIAL PORTS	39
8.1. MODEM SERIAL PORT	39
8.2. RS232 LEVEL TRANSLATION	41
8.3. 5V UART LEVEL TRANSLATION	44
9. USB PORT	47
9.1. USB TRANSCEIVER SPECIFICATIONS	48
10. AUDIO SECTION OVERVIEW	50



10.1.	INPUT LINES (MICROPHONE)	51
10.1.1.	Short Description	51
10.1.2.	Input Line Characteristics	51
10.2.	OUTPUT LINES (SPEAKER)	52
10.2.1.	Short Description	52
10.2.2.	Output Lines Characteristics	53
11.	GENERAL PURPOSE I/O	54
11.1.	LOGIC LEVEL SPECIFICATIONS	56
11.2.	USING A GPIO PAD AS INPUT	57
11.3.	USING A GPIO PAD AS OUTPUT	57
11.4.	USING THE RF TRANSMISSION CONTROL GPIO4	58
11.5.	USING THE RFTXMON OUTPUT GPIO5	58
11.6.	USING THE ALARM OUTPUT GPIO6	58
11.7.	USING THE BUZZER OUTPUT GPIO7	58
11.8.	MAGNETIC BUZZER CONCEPTS	60
11.8.1.	Short Description	60
11.8.2.	Frequency Behavior	60
11.8.3.	Power Supply Influence	61
11.8.4.	Working Current Influence	61
11.9.	USING THE TEMPERATURE MONITOR FUNCTION	61
11.9.1.	Short Description	61
11.9.2.	Allowed GPIO	61
11.10.	INDICATION OF NETWORK SERVICE AVAILABILITY	63
11.11.	RTC BYPASS OUT	64
11.12.	VAUX1 POWER OUTPUT	64
12.	DAC AND ADC SECTION	65
12.1.	DAC CONVERTER	65
12.1.1.	Description	65
12.1.2.	Enabling DAC	65
12.1.3.	Low Pass Filter Example	66
12.2.	ADC CONVERTER	66
12.2.1.	Description	66
12.2.2.	Using ADC Converter	66
12.3.	MOUNTING UC864 ON YOUR BOARD	67
12.3.1.	Mounting UC864-E on the Board	67
12.3.2.	Mounting UC864-G/WD/WDU on the Board	68
12.3.3.	Debug of the UC864-E/G/WD/WDU in Production	69
12.4.	PACKING SYSTEM	70
13.	APPLICATION GUIDE FOR SIM INTERFACE	72
14.	ESD PROTECTION	73
14.1.	ESD PROTECTION FOR SIM INTERFACE	73
14.2.	ESD PROTECTION FOR USB INTERFACE	74
14.3.	ESD PROTECTION FOR POWER SUPPLIES	74
15.	CONFORMITY ASSESSMENT ISSUES	75
16.	SAFETY RECOMMENDATIONS	77
17.	DOCUMENT CHANGE LOG	78



1. Overview

The aim of this document is the description of some hardware solutions useful for developing a product with the Telit UC864-E/G/WD/WDU module.

In this document all the basic functions of a mobile phone will be taken into account; for each one of them a proper hardware solution will be suggested and eventually the wrong solutions and common errors to be avoided will be evidenced. Obviously this document cannot embrace the whole hardware solutions and products that may be designed. The wrong solutions to be avoided must be considered as mandatory, while the suggested hardware configurations must not be considered mandatory, instead the information given must be used as a guide and a starting point for properly developing your product with the Telit UC864-E/G/WD/WDU module. For further hardware details that may not be explained in this document refer to the Telit UC864-E/G/WD/WDU Product Description document where all the hardware information is reported.



NOTICE:

(EN) The integration of the GSM/GPRS/EGPRS/WCDMA/HSDPA UC864-E/G/WD/WDU cellular module within user application must be done according to the design rules described in this manual.

(IT) L'integrazione del modulo cellulare GSM/GPRS/EGPRS/WCDMA/HSDPA UC864- E/G/WD/WDU all'interno dell'applicazione dell'utente dovrà rispettare le indicazioni progettuali descritte in questo manuale.

(DE) Die Integration des UC864- E/G/WD/WDU GSM/GPRS/EGPRS/WCDMA/HSDPA Mobilfunk-Moduls in ein Gerät muß gemäß der in diesem Dokument beschriebenen Konstruktionsregeln erfolgen

(SL) Integracija GSM/GPRS/EGPRS/WCDMA/HSDPA UC864- E/G/WD/WDU modula v uporabniški aplikaciji bo morala upoštevati projektna navodila, opisana v tem priročniku.

(SP) La utilización del modulo GSM/GPRS/EGPRS/WCDMA/HSDPA UC864-E/G/WD/WDU debe ser conforme a los usos para los cuales ha sido diseñado descritos en este manual del usuario.

(FR) L'intégration du module cellulaire GSM/GPRS/EGPRS/WCDMA/HSDPA UC864- E/G/WD/WDU dans l'application de l'utilisateur sera faite selon les règles de conception décrites dans ce manuel.

(HE) האנטגרציה של המודול ה-UC864- E/G/WD/WDU במערכת המשתמשת ב-GSM/GPRS/EGPRS/WCDMA/HSDPA תהיה לפי הנחיות המפורטות במסמך זה.
 עם המוצר.

The information presented in this document is believed to be accurate and reliable. However, no responsibility is assumed by Telit Communication S.p.A. for its use, nor any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent rights of Telit



UC864-E/G/WD/WDU Hardware User Guide
1vv0300766a Rev.4 - 03/02/09

Communication S.p.A. other than for circuitry embodied in Telit products. This document is subject to change without notice.



1.1. UC864-E/G/WD/WDU Product Specification

ITEM	FEATURE			
	UC864-E	UC864-G	UC864-WD	UC864-WDU
Air interface	▪ Single-Band UMTS/HSDPA 2100MHz ▪ Quad-Band GSM 850/900/1800/1900	▪ Tri-band UMTS/HSDPA 2100/1900/850 ▪ Quad-Band GSM 850/900/1800/1900 ▪ Standalone GPS	▪ Dual-band UMTS/WEDGE 2100 /900 ▪ Dual-Band GSM 900/1800	▪ Dual-band UMTS/WEDGE 1900 /850 ▪ Dual-Band GSM 850/1900
Data Service	HSDPA UL 384kbps, DL 7.2Mbps WCDMA UL/DL 384kbps, EDGE UL/DL 236.8Kbps, GPRS UL/DL 85.6 Kbps, CSD 9.6Kbps		WCDMA UL/DL 384kbps, EDGE UL/DL 236.8Kbps, GPRS UL/DL 85.6 Kbps, CSD 9.6Kbps	
Size	36.2(L)X30(W)X4.8(T)	45(L)X30(W)X4.8(T)		
Interface	USB 2.0(AT command etc), 80 Pin Board to Board connector, SIM/RF connector			
Antenna	External Antenna			
Memory	64MB SDRAM and 64MB Flash memory			
Voice	▪ Vocoder - GSM(FR/EFR/AMR) and UMTS(Static/Dynamic AMR) ▪ Supplementary Service			
Message	SMS (MO/MT)			
SIM Card	Support 1.8 and 3V UICC			
Security	▪ GPRS - Ciphering(GEA1/GEA2), Encryption(A5/1, A5/2), Authentication(PAP/CHAP) ▪ UMTS - Encryption(UEA1), integrity UIA ▪ IMEI Security, SIM lock			
Internet Protocols	▪ TCP/IP, UDP/IP, PPP protocol, V42Bis data compression			
Applications	▪ SVD(Simultaneous Voice and Data) ▪ SIM PBM(Phone Book Management) ▪ FOTA (firmware Over The Air) ▪ FDN dialing number ▪ Service dialing number ▪ Enhanced operator name string			




2. Mechanical Dimensions

2.1. UC864-E Mechanical Dimensions

The Telit UC864-E module overall dimensions are:


- Length: 36.2 mm
- Width: 30 mm
- Thickness: 4.8mm



2.2. UC864-G Mechanical Dimensions

The Telit UC864-G module overall dimensions are:


- Length: 45 mm
- Width: 30 mm
- Thickness: 4.8mm



2.3. UC864-WD/WDU Mechanical Dimensions

The Telit UC864-WD/WDU module overall dimensions are:

- Length: 45 mm
- Width: 30 mm
- Thickness: 4.8mm



3. UC864-E/G/WD/WDU Module Connections

3.1. PIN-OUT

UC864-E/G/WD/WDU uses an 80 pin Molex p.n. 53949-0878 male connector for the connections with the external applications. This connector matches the 54150-0878 models.

Pin	Signal	I/O	Function	Internal Pull up	Type UC864-E/G/WD/WDU
Power Supply					
1	VBATT	-	Main power supply		Power
2	VBATT	-	Main power supply		Power
3	VBATT	-	Main power supply		Power
4	VBATT	-	Main power supply		Power
5	GND	-	Ground		Power
6	GND	-	Ground		Power
7	GND	-	Ground		Power
Audio					
8	AXE	I	Hands-free switching		CMOS 2.6V
9	EAR_HF+	AO	Hands-free ear output, phase +		Audio
10	EAR_HF-	AO	Hands-free ear output, phase -		Audio
11	EAR_MT+	AO	Handset earphone signal output, phase +		Audio
12	EAR_MT-	AO	Handset earphone signal output, phase -		Audio
13	MIC_HF+	AI	Hands-free microphone input; phase +, nominal level 3mVrms		Audio
14	MIC_HF-	AI	Hands-free microphone input; phase -, nominal level 3mVrms		Audio
15	MIC_MT+	AI	Handset microphone signal input; phase+, nominal level 50mVrms		Audio
16	MIC_MT-	AI	Handset microphone signal input; phase-, nominal level 50mVrms		Audio
SIM Card Interface					
18 ¹	SIMVCC	-	External SIM signal – Power supply for the SIM		1.8 / 3V
19	SIMRST	O	External SIM signal – Reset		1.8 / 3V
20	SIMIO	I/O	External SIM signal - Data I/O		1.8 / 3V

¹ On this line a maximum of 10nF bypass capacitor is allowed



UC864-E/G/WD/WDU Hardware User Guide

1v0300766a Rev.4 - 03/02/09

Pin	Signal	I/O	Function	Internal Pull up	Type UC864-E/G/WD/WDU
21	SIMIN	I	External SIM signal - Presence (active low)		1.8 / 3V
22	SIMCLK	O	External SIM signal – Clock		1.8 / 3V
Trace					
23	RX_TRACE	I	RX Data for debug monitor		CMOS 2.6V
24	TX_TRACE	O	TX Data for debug monitor		CMOS 2.6V
Prog. / Data + Hw Flow Control					
25	C103/TXD	I	Serial data input (TXD) from DTE		CMOS 2.6V
26	C104/RXD	O	Serial data output to DTE		CMOS 2.6V
27	C107/DSR	O	Output for Data set ready signal (DSR) to DTE		CMOS 2.6V
28	C106/CTS	O	Output for Clear to send signal (CTS) to DTE		CMOS 2.6V
29	C108/DTR	I	Input for Data terminal ready signal (DTR) from DTE		CMOS 2.6V
30	C125/RING	O	Output for Ring indicator signal (RI) to DTE		CMOS 2.6V
31	C105/RTS	I	Input for Request to send signal (RTS) from DTE		CMOS 2.6V
32	C109/DCD	O	Output for Data carrier detect signal (DCD) to DTE		CMOS 2.6V
Miscellaneous Functions					
35	USB_ID	AI	Analog input used to sense whether a peripheral device is connected, and determine the peripheral type, a host or a peripheral		Analog
36	PCM_CLOCK	I/O	PCM clock out		CMOS 2.6V
DAC and ADC					
37	ADC_IN1	AI	Analog/Digital converter input		A/D
38	ADC_IN2	AI	Analog/Digital converter input		A/D
39	ADC_IN3	AI	Analog/Digital converter input		A/D
40	DAC_OUT	AO	Digital/Analog converter output		D/A
Miscellaneous Functions					
45	STAT_LED	O	Status indicator led		CMOS 1.8V
46	GND	-	Ground		Ground



1yv0300766a Rev.4 - 03/02/09

1v0300766a Rev.4 - 03/02/09

NOTE: RESERVED pins must not be connected

RTS must be connected to the GND (on the module side) if flow control is not used

Note: If not used, almost all pins must be left disconnected. The only exceptions are the following:

Pin	Signal	Function
1	VBATT	Main power supply
2	VBATT	Main power supply
3	VBATT	Main power supply
4	VBATT	Main power supply
5	GND	Ground
6	GND	Ground
7	GND	Ground
46	GND	Ground
25	C103/TXD	Serial data input (TXD) from DTE
26	C104/RXD	Serial data output to DTE
31	C105/RTS	Input for Request to send signal (RTS) from DTE
53	ON/OFF	Input command for switching power ON or OFF (toggle command).
54	RESET	Reset input

3.2. Antenna Connector(s)

The UC864-E/G/WD/WDU module is equipped with a 50 Ohm RF connector from Murata, GSC type P/N MM9329-2700B for GSM/WCDMA antenna connection. This connector is located on front side next to 80 pin Molex connector.

The counterpart suitable is Murata MXTK92 Type or MXTK88 Type.


The UC864-G module is also equipped with an additional 50 Ohm RF connector from Murata, GSC type P/N MM9329-2700B for GPS antenna connection. This connector is located on the rear side.

The counterpart suitable is a Murata MXTK92 Type or MXTK88 Type.




4.1. Turning ON the UC864-E/G/WD/WDU

A simple circuit to do it is:



For this reason, it would be useless to try to access UC864-E/G/WD/WDU during a *Initialization state* as below. To get stability, UC864-E/G/WD/WDU needs at least 6.5 seconds after the PWRMON goes High



UC864-E/G/WD/WDU Hardware User Guide

1vv0300766a Rev.4 - 03/02/09

During the *Initialization state*, any kind of AT-command is not available. DTE must be waiting for the *Activation state* to communicate with UC864-E/G/WD/WDU.



NOTE:

To check if the UC864-E/G/WD/WDU has powered on, the hardware line PWRMON must be monitored. When PWRMON goes high, the module has powered on.

NOTE:

Do not use any pull up resistor on the ON# line, it is internally pulled up. Using pull up resistor may bring to latch up problems on the UC864-E/G/WD/WDU power regulator and improper power on/off of the module. The line ON# must be connected only in open collector configuration.

NOTE:

In this document all the lines are inverted. Active low signals are labeled with a name that ends with a "#" or with a bar over the name.

NOTE:

UC864-E/G/WD/WDU turns fully on also by supplying power to the Charge pad (provided there is a battery on the VBATT pads).


NOTE:

UC864-E version also turns fully on by supplying power to the USB_VBUS pin (provided there is a battery on the VBATT pads). Care must be taken to avoid supplying power to the USB_VBUS pin before the module turns on. To check if the UC864-E has powered on, the hardware line PWRMON must be monitored. When PWRMON goes high, the module has powered on.



For example:

- 1- Let us assume you need to drive the ON# pad with a totem pole output of a +1.8/5 V microcontroller (uP_OUT1):



4.3. Turning OFF the UC864-E/G/WD/WDU

Turning off the device can be done in three ways:

- by software command (see UC864-E/G/WD/WDU Software User Guide)
- by hardware shutdown
- by Hardware Unconditional Restart

When the device is shut down by software command or by hardware shutdown, it issues to the network a detach request that informs the network that the device will not be reachable any more.

4.3.1. Hardware Shutdown

To turn OFF UC864-E/G/WD/WDU the pad ON# must be tied low for at least 2 seconds and then released. Same circuitry and timing for the power on must be used.

The device shuts down after the release of the ON# pad.



NOTE:

To turn OFF UC864-E version, first of all, you MUST cut off the supplying power to the USB_VBUS, or the module does not turn off.




TIP:

To check if the device has powered off, hardware line PWRMON must be monitored. When PWRMON goes low, the device has powered off.

4.3.2. Hardware Unconditional Restart

To unconditionally restart UC864-E/G/WD/WDU, the pad RESET# must be tied low for at least 200 milliseconds and then released.

A simple circuit to do it is:



**NOTE:**

Do not use any pull up resistor on the RESET# line or any totem pole digital output. Using pull up resistor may bring to latch up problems on the UC864-E/G/WD/WDU power regulator and improper functioning of the module. The line RESET# must be connected only in open collector configuration.


**TIP:**

The unconditional hardware Restart must always be implemented on the boards and the software must use it as an emergency exit procedure.

For example:

- 1- Let us assume you need to drive the RESET# pad with a totem pole output of a +1.8/5 V microcontroller (uP_OUT2):





5. Power Supply

The power supply circuitry and board layout are a very important part in the full product design and they strongly reflect on the product overall performances. Read carefully the requirements and the guidelines that will follow for a proper design.

5.1. Power Supply Requirements

The UC864-E/G/WD/WDU power requirements are:

Power Supply	
Nominal Supply Voltage	3.8V
Max Supply Voltage	4.2V
Supply Voltage Range	3.4V – 4.2V

UC864-E/G/WD/WDU			
Mode		Average(mA)	Mode Description
IDLE mode with GPS OFF			Stand by mode; no call in progress; GPS OFF (in UC864-G)
AT+CFUN=1	WCDMA	22.0	Normal mode; full functionality of the module
	GSM	15.0	
AT+CFUN=4	WCDMA	17.8	Disabled TX and RX; modules is not registered on the network
	GSM	17.8	



1yv0300766a Rev.4 - 03/02/09

* Worst/best case depends on network configuration and is not under module control.



UC864-E version cannot be put in saving mode if USB_VBUS is connected, first of all, you MUST cut off the supplying power to the USB_VBUS, or the module will not go in power saving mode.

WCDMA	775	WCDMA data channel
HSDPA	825	HSDPA data channel
GSM TX and RX mode with GPS ON full power mode*		
GSM Voice	410	GSM voice channel
GPRS Class12	880	GPRS data channel
EDGE Class12	650	EDGE data channel

* except external active GPS antenna

In GSM/GPRS mode, RF transmission is not continuous and it is packed into bursts at a base frequency of about 216 Hz, and the relative current peaks can be as high as about 2A. Therefore the power supply has to be designed in order to withstand these current peaks without big voltage drops; this means that both the electrical design and the board layout must be designed for this current flow. If the layout of the PCB is not well designed, a strong noise floor is generated on the ground; this will reflect on all the audio paths producing an audible annoying noise at 216 Hz; if the voltage drops during the peak, current absorption is too much. The device may even shut down as a consequence of the supply voltage drop.



TIP:

The electrical design for the Power supply must be made ensuring that it will be capable of a peak current output of at least 2A.

5.2. General Design Rules

The principal guidelines for the Power Supply Design embrace three different design steps:

- the electrical design
- the thermal design
- the PCB layout

5.2.1. Electrical Design Guidelines

The electrical design of the power supply depends strongly on the power source where this power is drained. We will distinguish them into three categories:

- +5V input (typically PC internal regulator output)
- +12V input (typically automotive)
- battery




5.2.1.1. + 5V Input Source Power Supply Design Guidelines

- The desired output for the power supply is 3.8V, hence there is not a big difference between the input source and the desired output and a linear regulator can be used. A switching power supply will not be suited because of the low drop-out requirements.
- When using a linear regulator, a proper heat sink must be provided in order to dissipate the power generated.
- A Bypass low ESR capacitor of adequate capacity must be provided in order to cut the current absorption peaks close to UC864-E/G/WD/WDU, a 100 μ F tantalum capacitor is usually suited.
- Make sure the low ESR capacitor on the power supply output (usually a tantalum one) is rated at least 10V.
- A protection diode must be inserted close to the power input, in order to save UC864-E/G/WD/WDU from power polarity inversion.



An example of linear regulator with 5V input is:



5.2.1.2. + 12V Input Source Power Supply Design Guidelines

- The desired output for the power supply is 3.8V, hence due to the big difference between the input source and the desired output, a linear regulator is not suited and must not be used. A switching power supply will be preferable because of its better efficiency especially with the 2A peak current load represented by UC864-E/G/WD/WDU.
- When using a switching regulator, a 500kHz or more switching frequency regulator is preferable because of its smaller inductor size and its faster transient response. This allows the regulator to respond quickly to the current peaks absorption.
- In any case, the frequency and Switching design selection is related to the application to be developed due to the fact the switching frequency could also generate EMC interferences.
- For car PB battery the input voltage can rise up to 15.8V and this must be kept in mind when choosing components: all components in the power supply must withstand this voltage.
- A Bypass low ESR capacitor of adequate capacity must be provided in order to cut the current absorption peaks. A 100μF tantalum capacitor is usually suited for this.




UC864-E/G/WD/WDU Hardware User Guide

1v0300766a Rev.4 - 03/02/09

- Make sure the low ESR capacitor on the power supply output (usually a tantalum one) is rated at least 10V.
- For Car applications a spike protection diode must be inserted close to the power input, in order to clean the supply from spikes.
- A protection diode must be inserted close to the power input, in order to save UC864-E/G/WD/WDU from power polarity inversion. This can be the same diode as for spike protection.

An example of switching regulator with 12V input is in the below schematic (it is split in 2 parts):



SWITCHING REGULATOR

5.2.1.3. Battery Source Power Supply Design Guidelines

- The desired nominal output for the power supply is 3.8V and the maximum allowed voltage is 4.2V, hence a single 3.7V Li-Ion cell battery type is suited for supplying the power to the Telit UC864-E/G/WD/WDU module. The three cells Ni/Cd or Ni/MH 3.6 V Nom. battery types or 4V PB types must not be used directly since their maximum voltage can rise over the absolute maximum voltage for UC864-E/G/WD/WDU and damage it.



NOTE:

Do not use any Ni-Cd, Ni-MH, and Pb battery types directly connected with UC864-E/G/WD/WDU. Their use can lead to overvoltage on UC864-E/G/WD/WDU and damage it. Use only Li-Ion battery types.

- A Bypass low ESR capacitor of adequate capacity must be provided in order to cut the current absorption peaks, a 100 μ F tantalum capacitor is usually suited.
- Make sure the low ESR capacitor (usually a tantalum one) is rated at least 10V.
- A protection diode must be inserted close to the power input, in order to save UC864-E/G/WD/WDU from power polarity inversion. Otherwise the battery connector must be done in a way to avoid polarity inversions when connecting the battery.
- The battery capacity must be at least 500mAh in order to withstand the current peaks of 2A; the suggested capacity is from 500mAh to 1000mAh.

5.2.1.4. Battery Charge Control Circuitry Design Guidelines

The charging process for Li-Ion Batteries can be divided into 4 phases:

- qualification and trickle charging
- fast charge 1 - constant current
- final charge - constant voltage or pulsed charging
- maintenance charge

The qualification process consists of a battery voltage measure, indicating roughly its charge status. If the battery is deeply discharged, meaning its voltage is lower than the trickle charging threshold, then charging must start slowly, possibly with a current limited to the pre-charging process. The current must be kept very low with respect to the fast charge value.



During trickle charging the voltage across the battery terminals rises; when it reaches the fast charge threshold level the charging process goes into a fast charge phase.

During the fast charge phase the process proceeds with a current limited for charging; this current limit depends on the required time for completing the charge and on battery pack capacity. During this phase the voltage across the battery terminals still raises but at a lower rate. Once the battery voltage reaches its maximum voltage the process goes into its third state: Final charging. The voltage measure to change the process status into final charge is very important. It must be ensured that the maximum battery voltage is never exceeded, otherwise the battery may be damaged and even explode.

Moreover, for constant final chargers, the voltage phase (final charge) must not start before the battery voltage has reached its maximum value, otherwise the battery capacity will be slightly reduced. The final charge can be of two different types: constant voltage or pulsed. UC864-E/G/WD/WDU uses constant voltage.

The constant voltage charge proceeds with a fixed voltage regulator (very accurately set to the maximum battery voltage) and the current will decrease while the battery is becoming charged. When the charging current falls below a certain fraction of the fast charge current value, the battery is considered fully charged, the final charge stops and eventually starts the maintenance.

The pulsed charge process has no voltage regulation, instead charge continues with pulses. Usually the pulse charge works in the following manner: the charge is stopped for some time, let us say few hundreds of ms, then the battery voltage will be measured and when it drops below its maximum value, a fixed time length charging pulse is issued. As the battery approaches its full charge, the off time will become longer and the duty-cycle of the pulses will decrease. The battery is considered fully charged when the pulse duty-cycle is less than a threshold value, typically 10%. When this happens, the pulse charge stops and eventually the maintenance starts.

The last phase is not properly a charging phase, since the battery at this point is fully charged and the process may stop after the final charge. The maintenance charge provides an additional charging process to compensate the charge leak typical of a Li-Ion battery. It is done by issuing pulses with a fixed time length, again few hundreds of ms, and a duty-cycle around 5% or less.

This last phase is not implemented in the UC864-E/G/WD/WDU internal charging algorithm so once-charged battery is left discharging down to a certain threshold. It is cycled from full charge to slight discharge even if the battery charger is inserted. This guarantees that the remaining charge in the battery is a good percentage and that the battery is not damaged by keeping it always fully charged (Li-Ion rechargeable batteries usually deteriorate when kept fully charged).

Last but not least, in some applications, it is highly desired that the charging process restarts when the battery is discharged and its voltage drops below a certain threshold. This is typical for the UC864-E/G/WD/WDU internal charger.

As you can see, the charging process is not a trivial task to do; moreover all these operations must start only if battery temperature is inside charging range, usually 5°C - 45°C.



The UC864-E/G/WD/WDU measures the temperature of its internal component in order to satisfy this last requirement. This not exactly the same as the battery temperature but in common use, the two temperatures must not differ too much and the charging temperature range must be guaranteed.


NOTE:

For all the threshold voltages, inside UC864-E/G/WD/WDU, all thresholds are fixed in order to maximize Li-Ion battery performances and do not need to be changed.

NOTE:

In this application the battery charger input current must be limited to less than 400mA. This can be done by using a current limited wall adapter as the power source.

NOTE:

When starting the charger from Module powered off, the startup will be in CFUN4; to activate the normal mode a command AT+CFUN=1 has to be provided.

There is also the possibility to activate the normal mode using the ON_OFF* signal.

In this case, when HW powering off the module with the same line (ON_OFF*) and having the charger still connected, the module will go back to CFUN4.

NOTE:

It is important to have a 100 μ F Capacitor to VBAT in order to avoid instability of the charger circuit if the battery is accidentally disconnected during the charging activity.

5.2.2. Thermal Design Guidelines

The thermal design for the power supply heat sink must be done with the following specifications:

- Average current consumption during HSDPA transmission @PWR level max in UC864-E/G : 730mA
- Average current consumption during class12 GPRS transmission @PWR level max: 790mA
- Average GPS current during GPS ON (Power Saving disabled) in UC864-G : 110mA



**NOTE:**

The average consumption during transmissions depends on the power level at which the device is requested to transmit via the network. The average current consumption hence varies significantly.

NOTE:

The thermal design for the Power supply must be made keeping an average consumption at the max transmitting level during calls of 790mA rms plus 90mA rms for GPS in tracking mode in UC864-G.

Considering the very low current during idle, especially if Power Saving function is enabled, it is possible to consider from the thermal point of view that the device absorbs current significantly only during calls.

If we assume that the device stays in transmission for short periods of time (let us say few minutes) and then remains for quite a long time in idle (let us say one hour), then the power supply has always the time to cool down between the calls and the heat sink could be smaller than the calculated for 790mA maximum RMS current. There could even be a simple chip package (no heat sink).

Moreover in average network conditions the device is requested to transmit at a lower power level than the maximum and hence the current consumption will be less than 790mA (being usually around 150mA).

For these reasons the thermal design is rarely a concern and the simple ground plane where the power supply chip is placed can be enough to ensure a good thermal condition and avoid overheating.

For the heat generated by the UC864-E/G/WD/WDU, you can consider it to be during transmission 1W max during CSD/VOICE calls and 2W max during class12 GPRS upload. This generated heat will be mostly conducted to the ground plane under the UC864-E/G/WD/WDU; you must ensure that your application can dissipate heat

In the WCDMA/HSDPA mode(HSDPA for UC864-E/G only), since UC864-E/G/WD/WDU emits RF signals continuously during transmission, you must pay special attention how to dissipate the heat generated.

The current consumption will be up to about 730mA in HSDPA (680mA in WCDMA/WEDGE) continuously at the maximum TX output power (23dBm). Thus, you must arrange the PCB area as large as possible under UC864-E/G/WD/WDU which you will mount. You must mount UC864-E/G/WD/WDU on the large ground area of your application board and make many ground vias to dissipate the heat.

The peak current consumption in the GSM mode is higher than that in WCDMA. However, considering the heat sink is more important in case of WCDMA.

As mentioned before, a GSM signal is bursty, thus, the temperature drift is more insensible than WCDMA. Consequently, if you prescribe the heat dissipation in the WCDMA mode, you don't need to think more about the GSM mode.



5.2.3. Power Supply PCB Layout Guidelines

As seen in the electrical design guidelines, the power supply must have a low ESR capacitor on the output to cut the current peaks and a protection diode on the input to protect the supply from spikes and polarity inversion. The placement of these components is crucial for the correct working of the circuitry. A misplaced component can be useless or can even decrease the power supply performances.

- The Bypass low ESR capacitor must be placed close to the Telit UC864-E/G/WD/WDU power input pads, or in the case the power supply is a switching type, it can be placed close to the inductor to cut the ripple if the PCB trace from the capacitor to UC864-E/G/WD/WDU is wide enough to ensure a drop-less connection even during the 2A current peaks.
- The protection diode must be placed close to the input connector where the power source is drained.
- The PCB traces from the input connector to the power regulator. IC must be wide enough to ensure no voltage drops to occur when the 2A current peaks are absorbed. Note that this is not made in order to save power loss but especially to avoid the voltage drops on the power line at the current peaks frequency of 216 Hz that will reflect on all the components connected to that supply (also introducing the noise floor at the burst base frequency.) For this reason while a voltage drop of 300-400 mV may be acceptable from the power loss point of view, the same voltage drop may not be acceptable from the noise point of view. If your application does not have audio interface but only uses the data feature of the Telit UC864-E/G/WD/WDU, then this noise is not so disturbing and power supply layout design can be more forgiving.
- The PCB traces to UC864-E/G/WD/WDU and the Bypass capacitor must be wide enough to ensure no significant voltage drops to occur when the 2A current peaks are absorbed. This is a must for the same above-mentioned reasons. Try to keep this trace as short as possible.
- The PCB traces connecting the Switching output to the inductor and the switching diode must be kept as short as possible by placing the inductor and the diode very close to the power switching IC (only for switching power supply). This is done in order to reduce the radiated field (noise) at the switching frequency (usually 100-500 kHz).
- The use of a good common ground plane is suggested.
- The placement of the power supply on the board must be done in a way to guarantee that the high current return paths in the ground plane are not overlapped to any noise sensitive circuitry as the microphone amplifier/buffer or earphone amplifier.
- The power supply input cables must be kept separately from noise sensitive lines such as microphone/earphone cables.



6. Antenna(s)

The antenna connection and board layout design are the most important parts in the full product design and they strongly reflect on the product's overall performances. Read carefully and follow the requirements and the guidelines for a proper design.

6.1. GSM/WCDMA Antenna Requirements

As suggested on the Product Description, the antenna for a Telit UC864-E/G/WD/WDU device must fulfill the following requirements:

GSM / WCDMA Antenna Requirements				
Frequency range	Depending by frequency band(s) provided by the network operator, the customer must use the most suitable antenna for that/those band(s)			
Bandwidth	UC864-E	UC864-G	UC864-WD	UC864-WDU
	70 MHz in GSM850, 80 MHz in GSM900, 170 MHz in DCS & 140 MHz PCS 250 MHz in WCDMA2100 band	70 MHz in GSM850, 80 MHz in GSM900, 170 MHz in DCS & 140 MHz PCS 70 MHz in WCDMA850, 140 MHz in WCDMA1900, & 250 MHz in WCDMA2100 band	80 MHz in GSM900, 170 MHz in DCS 80 MHz in WCDMA900, 250 MHz in WCDMA2100	70 MHz in GSM850, 140 MHz PCS 70 MHz in WCDMA850, 140 MHz in WCDMA1900
Gain	Gain < 3dBi			
Impedance	50 Ohm			
Input power	> 33dBm(2 W) peak power in GSM > 24dBm Average power in WCDMA			
VSWR absolute max	<= 10:1			
VSWR recommended	<= 2:1			

Furthermore if the device is developed for the US and/or Canada market, it must comply to the FCC and/or IC approval requirements:

This device is to be used only for mobile and fixed application. The antenna(s) used for this transmitter must be installed to provide a separation distance of at least 20 cm from all persons and must not be co-located or operating in conjunction with any other antenna or transmitter. End-Users must be provided with transmitter operation conditions for satisfying RF exposure compliance. OEM integrators must ensure that the end user has no manual instructions to remove or install the UC864-E/G/WD



/WDU module. Antennas used for this OEM module must not exceed 3dBi gain for mobile and fixed operating configurations.

6.2. GSM/WCDMA Antenna - Installation Guidelines

- Install the antenna in a place covered by the GSM/WCDMA signal.
- The Antenna must be installed to provide a separation distance of at least 20 cm from all persons and must not be co-located or operating in conjunction with any other antenna or transmitter;
- Antenna must not be installed inside metal cases;
- Antenna must be installed also according Antenna manufacturer instructions.

6.3. GPS Antenna Requirements (UC864-G only)

The use of combined GPS antennas is NOT recommended; this solution could generate an extremely poor GPS reception and also the combination antenna requires additional diplexer and adds a loss in the RF route. The UC864-G module is provided with an internal LNA amplifier.

The module is provided of an Antenna supply circuit with the following characteristics:

- The supply voltage is 3.0 V DC;
- Supply enable controlled internally by the BB.

As suggested in the Product Description, the external active antenna for a Telit UC864-G device must fulfill the following requirements:

ACTIVE GPS Antenna Requirements	
Frequency range	1575.42 MHz(GPS L1 band)
Bandwidth	+/- 2 MHz
Gain	1.5 dBi < Gain < 4.5 dBi
Impedance	50 ohm
Amplification	Typical 14dB (max 15dB)
Supply voltage	3.0V
Current consumption	Typical 20 mA (30mA max)




NOTE:


Ensure that the total LNA gain(within active antenna) before the GPS RF connector of the UC864-G is less than 15 dB. Total LNA gain includes antenna cable loss, BPF insertion loss and RF pattern loss. Excessive LNA gain (>15 dB) can introduce jamming spurs, degrade 3IP, and saturate the GPS receiver.



Method 1 : Passive GPS Antenna



Method 2 : Active GPS Antenna



If the device is developed for the US and/or Canada market, it must comply to the FCC and/or IC approval requirements:

This device is to be used only for mobile and fixed application.

6.4. GPS Antenna - Installation Guidelines (UC864-G only)

- The UC864-G due to its characteristics of sensitivity is capable to perform a Fix inside the buildings. (In any case the sensitivity could be affected by the building characteristics i.e. shielding).
- The Antenna must not be co-located or operating in conjunction with any other antenna or transmitter.
- Antenna must not be installed inside metal cases.
- Antenna must be installed also according Antenna manufacturer instructions.



7. Logic Level Specifications

Where not specifically stated, all the interface circuits work at 2.6V CMOS logic levels. The following table shows the logic level specifications used in the Telit UC864-E/G/ WD/WDU interface circuits:



NOTE:

Do not connect UC864-E/G/WD/WDU's digital logic signal directly to OEM's digital logic signal of with level higher than 3.0V.

For 2.6V CMOS signals:

Absolute Maximum Ratings -Not Functional

Parameter	UC864-E/G/WD/WDU	
	Min	Max
Input level on any digital pin when on	-0.3V	+3.0V
Input voltage on analog pins when on	-0.3V	+3.0 V

Operating Range - Interface levels

Level	UC864-E/G/WD/WDU	
	Min	Max
Input high level	2.0V	2.9 V
Input low level	-0.3V	0.6V
Output high level	2.2V	2.6V
Output low level	0V	0.35V

For 1,8V signals:

Operating Range - Interface levels (1.8V CMOS)

Level	UC864-E/G/WD/WDU	
	Min	Max
Input high level	1.5V	2.1V
Input low level	-0.3V	0.5V
Output high level	1.4V	1.8V
Output low level	0V	0.35V





7.1. Reset Signal

Signal	Function	I/O	PIN Number
RESET	Phone reset	I	54

RESET is used to reset the UC864-E/G/WD/WDU module. Whenever this signal is pulled low, UC864-E/G/WD/WDU is reset. When the device is reset it stops all operations. After the release of the reset UC864-E/G/WD/WDU is unconditionally shut down, without doing any detach operations from the network where it is registered. This behavior is not a proper shutdown because the device is requested to issue a detach request on turn off. For this reason, the Reset signal must not be used for normally shutting down the device, but only as an emergency exit in the rare case the device remains stuck waiting for some network response.

The RESET is internally controlled on start-up to achieve always a proper power-on reset sequence. There is no need to control this pin on start-up. It may only be used to reset a device already on, that is, not responding to any command.



NOTE:

Do not use this signal to power off UC864-E/G/WD/WDU. Use the ON/OFF signal to perform this function or the AT#SHDN command (To turn off UC864-E, first of all, you MUST cut off supplying power to the USB_VBUS, or the module does not turn off).

Reset Signal Operating levels:

Signal	Min	Max
RESET Input high	2.0V*	2.6V
RESET Input low	0V	0.2V

* This signal is internally pulled up so the pin can be left floating if not used.

If unused, this signal may be left unconnected. If used, it must always be connected with an open collector transistor to permit the internal circuitry the power on reset and under voltage lockout functions.



8. Serial Ports

The serial port on the Telit UC864-E/G/WD/WDU is the interface between the module and OEM hardware.

2 serial ports are available on the module:

- MODEM SERIAL PORT;
- MODEM SERIAL PORT 2 (DEBUG).

8.1. Modem Serial Port

Several configurations can be designed for the serial port on the OEM hardware. The most common are:

- RS232 PC com port;
- microcontroller UART @ 2.6V – 2.9V (Universal Asynchronous Receive Transmit) ;
- microcontroller UART @ 5V or other voltages different from 2.6V .

Depending on the type of serial port on the OEM hardware, a level translator circuit may be needed to make the system work. The only configuration that does not need a level translation is the 2.6V UART.

The serial port on UC864-E/G/WD/WDU is a +2.6V UART with all the 7 RS232 signals. It differs from the PC-RS232 in signal polarity (RS232 is reversed) and levels. The levels for UC864-E/G/WD/WDU UART are the CMOS levels:

Absolute Maximum Ratings - Not Functional

Parameter	UC864-E/G/WD/WDU	
	Min	Max
Input level on any digital pin when on	-0.3V	+3.0V
Input voltage on analog pins when on	-0.3V	+3.0 V

Operating Range - Interface Levels

Level	UC864-E/G/WD/WDU	
	Min	Max
Input high level	2.0V	2.9 V
Input low level	-0.3V	0.6V
Output high level	2.2V	2.6V
Output low level	0V	0.35V



UC864-E/G/WD/WDU Hardware User Guide

1vv0300766a Rev.4 - 03/02/09

The signals of the UC864-E/G/WD/WDU serial port are:

RS232 Pin Number	Signal	UC864-E/G/WD/WDU Pad Number	Name	Internal Pulls (On Chip)	Usage
1	DCD - dcd_uart	32	Data Carrier Detect	Pull-Up	Output from the UC864-E/G/WD/WDU that indicates the carrier presence
2	RXD - Tx_uart	26	Transmit line *see Note	Pull-Up	Output transmit line of UC864-E/G/WD/WDU UART
3	TXD - Rx_uart	25	Receive line *see Note	Pull-Down	Input receive of the UC864-E/G/WD/WDU UART
4	DTR - dtr_uart	29	Data Terminal Ready	Pull-Up	Input to the UC864-E/G/WD/WDU that controls the DTE READY condition
5	GND	5,6,7	Ground	-	ground
6	DSR - dsr_uart	27	Data Set Ready	Pull-Down	Output from the UC864-E/G/WD/WDU that indicates the module is ready
7	RTS - rts_uart	31	Request to Send	Pull-Down	Input to the UC864-E/G/WD/WDU that controls the Hardware flow control
8	CTS - cts_uart	28	Clear to Send	Pull-Up	Output from the UC864-E/G/WD/WDU that controls the Hardware flow control
9	RI - ri_uart	30	Ring Indicator	Pull-Up	Output from the UC864-E/G/WD/WDU that indicates the Incoming call condition



NOTE:

According to V.24, RX/TX signal names are referred to the application side, therefore on the UC864-E/G/WD/WDU side these signal are on the opposite direction: TXD on the application side will be connected to the receive line (here named TXD/ rx_uart) of the UC864-E/G/WD/WDU serial port and vice versa for RX.



TIP:

For minimum implementation, only the TXD and RXD lines can be connected, the other lines can be left open provided a software flow control is implemented.



8.2. RS232 Level Translation

In order to interface the Telit UC864-E/G/WD/WDU with a PC com port or a RS232 (EIA/TIA-232) application a level translator is required. This level translator must:

- invert the electrical signal in both directions;
- change the level from 0/2.6V to +15/-15V .

Actually, the RS232 UART 16450, 16550, 16650 & 16750 chipsets accept signals with lower levels on the RS232 side (EIA/TIA-562), allowing a lower voltage-multiplying ratio on the level translator. Note that the negative signal voltage must be less than 0V and hence some sort of level translation is always required.

The simplest way to translate the levels and invert the signal is by using a single chip level translator. There are a multitude of them, differing in the number of drivers and receivers and in the levels (be sure to get a true RS232 level translator not a RS485 or other standards).

By convention the driver is the level translator from the 0-2.6V UART to the RS232 level. The receiver is the translator from the RS232 level to 0-2.6V UART.

In order to translate the whole set of control lines of the UART you will need:

- 5 drivers
- 3 receivers



NOTE:

The digital input lines working at 2.6V CMOS have an absolute maximum input voltage of 3.0V; therefore the level translator IC shall not be powered by the +3.8V supply of the module. Instead, it must be powered from a +2.6V / +2.9V (dedicated) power supply.


This is because in this way the level translator IC outputs on the module side (i.e. UC864-E/G/WD/WDU inputs) will work at +3.8V interface levels, damaging the module inputs.



UC864-E/G/WD/WDU Hardware User Guide

1vv0300766a Rev.4 - 03/02/09

An example of level translation circuitry of this kind is:




The example is done with a SIPEX SP3282EB RS232 Transceiver that could accept supply voltages lower than 3V DC.

NOTE:

In this case V_{in} has to be set with a value compatible with the logic levels of the module. (Max 2.9V DC). In this configuration the SP3282EB will adhere to EIA/TIA-562 voltage levels instead of RS232 (-5 ~ +5V)

Second solution could be done using a MAXIM transceiver (MAX218) In this case the compliance with RS232 (+-5V) is possible.




Another level adapting method could be done using a standard RS232 Transceiver (MAX3237EAI) adding some resistors to adapt the levels on the UC864 Input lines.

NOTE: In this case has to be taken in account the length of the lines on the application to avoid problems in case of High-speed rates on RS232.

The RS232 serial port lines are usually connected to a DB9 connector with the following layout: signal names and directions are named and defined from the DTE point of view






8.3. 5V UART Level Translation

If the OEM application uses a microcontroller with a serial port (UART) that works at a voltage different from 2.6 – 2.9V, then a circuitry has to adapt the different levels of the two signal sets. As for the RS232 translation, there are a multitude of single chip translators. For example a possible translator circuit for a 5V TRANSMITTER/RECEIVER can be:



UC864-E/G/WD/WDU Hardware User Guide

1v0300766a Rev.4 - 03/02/09



TIP:

This logic IC for the level translator and 2.6V pull-ups (not the 5V one) can be powered directly from PWRMON line of UC864-E/G/WD/WDU. Note that the TC7SZ07AE has open drain output; therefore the resistor R2 is mandatory.

A power source of the internal interface voltage corresponding to the 2.6V CMOS high level is available at the VAUX pin on the connector.

A maximum of 9 resistors of 47 K Ω pull-up can be connected to the VAUX pin, provided no other devices are connected to it and the pulled-up lines are UC864-E/G/WD/WDU input lines connected to open collector outputs in order to avoid latch-up problems on UC864-E/G/WD/WDU.



UC864-E/G/WD/WDU Hardware User Guide

1vv0300766a Rev.4 - 03/02/09

Careful approach is needed to avoid latch-up on UC864-E/G/WD/WDU and the use of this output line to power electronic devices must be avoided, especially for devices that generate spikes and noise such as switching level translators, micro controllers, failure in any of these condition can severely compromise the UC864-E/G/WD/WDU functionality.



NOTE:

The input lines working at 2.6VCMOS can be pulled-up with 47K Ω resistors that can be connected directly to the VAUX line. It is a must that they are connected as in this example.

The preferable configuration is having external supply for the buffer.



9. USB Port

UC864-E/G/WD/WDU includes an integrated universal serial bus (USB) transceiver, compliant with USB 2.0 specifications and supporting the USB Full-Speed (12 Mb/s) mode. In HSDPA (High Speed download Packet Access) mode(for UC864-E/G only), the downlink data speed rates up to 7.2Mbps. Hence OEMs need to interface UC864-E/G to applications in full-speed (12Mbps/s) mode.

Signal	UC864-E/G/WD/WDU Pad No.	Usage
USB_VBUS	48	Power supply for the internal USB transceiver. This pin is configured as an analog input or an analog output depending upon the type of peripheral device connected.
USB_D-	80	Minus (-) line of the differential, bi-directional USB signal to/from the peripheral device
USB D+	79	Plus (+) line of the differential, bi-directional USB signal to/from the peripheral device
USB_ID (for future use)	35	Analog input used to sense whether a peripheral device is connected and if connected, to determine the peripheral type, host or slave



NOTE:

UC864-E/G/WD/WDU does NOT support host device operation at the moment, that is, it works as a slave device. Consequently USB_ID must be opened (not connected).



9.1. USB transceiver specifications

This is the on-chip USB transceiver specifications

Parameter	Comments	Min	Typ	Max	Unit
USB_VBUS					
Supply Voltage		4.5	5.0	5.25	V
Supply Current			11.7	15	mA
Termination Voltage	An internal supply voltage, V_{TRM}	3.0	3.3	3.6	V
USB_ID (for future use only)					
ID pin pull-up resistance		108	140	182	k Ω
A device detection threshold	$R_{A_PLUG_ID} < 10\Omega$, or USB_ID pin must be connected to GND		0.15 * V_{TRM}		V
B device detection threshold	$R_{B_PLUG_ID} > 100k\Omega$, or USB_ID pin is not connected		0.8 V_{TRM}		V
USB_D+, D-					
Input sensitivity (differential)	D+ - D-	0.2			V
Output voltage					
Logic LOW	$R_L=1.5\text{ k}\Omega$ to 3.6V			0.3	V
Logic HIGH	$R_L=15\text{ k}\Omega$ to GND, $I_O=1\text{mA}$	2.8		3.6	V
Input voltage					
Logic LOW	$R_L=1.5\text{ k}\Omega$ to 3.6V			0.3	V
Logic HIGH	$R_L=15\text{ k}\Omega$ to GND, $I_O=1\text{mA}$	3.0		3.6	V
Internal pull-up resistor	V_{TRM} to D+, V_{TRM} to D-	1.425	1.5	1.575	k Ω
Internal pull-down resistor	D+ to GND, D- to GND	14.3	15	24.8	k Ω






10. Audio Section Overview

The Base Band Chip of the UC864-E/G/WD/WDU Telit Module provides two different audio blocks; both in transmit (Uplink) and in receive (Downlink) direction:

“MT lines” should be used for handset function,

“HF lines” is suited for hands -free function (car kit).

Only one block can be active at a time, selectable by AXE hardware line or by AT command. The audio characteristics are equivalent in transmit blocks, but are different in receiving. This should be kept in mind when designing.



10.1. Input Lines (Microphone)

10.1.1. Short Description

The Telit UC864-E/G/WD/WDU provides two audio paths in transmit section. Only one of the two paths can be active at a time, selectable by AXE hardware line or by AT command.

You must keep in mind the different audio characteristics of the transmit blocks when designing.

The “MIC_MT” audio path must be used for handset function, while the “MIC_HF” audio path is suited for hands-free function (car kit).



TIP:

Being the microphone circuitry more noise sensitive, its design and layout must be done with particular care. Both microphone paths are balanced and the OEM circuitry must be balanced designed to reduce the common mode noise typically generated on the ground plane. However also an unbalanced circuitry can be also used for particular OEM application needs.

TIP:

Due to the difference in the echo canceller type, the “Mic_MT” audio path is suited for Handset applications, while the “Mic_HF” audio path is suited for hands-free function (car kit). The Earphone applications should be made using the “Mic_HF” audio path but DISABLING the echo canceller by software AT command. If the echo canceller is left active with the Earphone, then some echo might be introduced by the echo cancel algorithm.

10.1.2. Input Line Characteristics

“Mic_MT” 1st differential microphone path

- | | |
|----------------------------------|----------------------------------|
| • line coupling | AC* |
| • line type | balanced |
| • coupling capacitor | $\geq 100\text{nF}$ |
| • differential input impedance | 20k Ω |
| • differential input voltage | $\leq 1,03\text{Vpp}$ (365mVrms) |
| • microphone nominal sensitivity | -45 dBVrms/Pa |
| • analog gain suggested | +20dB |
| • echo canceller type | handset |



“Mic_HF” 2nd differential microphone path

- | | |
|----------------------------------|--------------------------------|
| • line coupling | AC* |
| • line type | balanced |
| • coupling capacitor | $\geq 100\text{nF}$ |
| • differential input resistance | 20k Ω |
| • differential input voltage | $\leq 65\text{mVpp}$ (23mVrms) |
| • microphone nominal sensitivity | -45 dBVrms/Pa |
| • analog gain suggested | +10dB |
| • echo canceller type | car kit hands-free |



(*) WARNING:

AC means that the signals from microphone have to be connected to the input lines of the module by a CAPACITOR, the value of which must be $\geq 100\text{nF}$. By not respecting this constraint, the input stage will be damaged.

10.2. OUTPUT LINES (Speaker)

10.2.1. Short Description

The Telit UC864-E/G/WD/WDU provides two audio paths in receive section. Only one of the two paths can be active at a time, selectable by AXE hardware line or by AT command.

You must keep in mind the different audio characteristics of the receive blocks when designing:

- the “Ear_MT” lines EPN1 and EPP1 are the Differential Line-Out Drivers ; they can drive an external amplifier or directly a 32 Ω earpiece at – 12dBFS (*) ;
- the “Ear_HF” lines EPPA1_2 and EPPA2 are the Fully Differential Power Buffers ; they can directly drive a 32 Ω speaker in differential (balanced) or single ended (unbalanced) operation mode.

(*) FS: acronym of Full Scale. It is equal to 0dB, the maximum Hardware Analog Receive Gain of BaseBand Chip.

The “Ear_MT” audio path must be used for handset function, while the “Ear_HF” audio path is suited for hands-free function (car kit).



Both receiver outputs are B.T.L. type (Bridged Tie Load) and the OEM circuitry shall be designed bridged to reduce the common mode noise typically generated on the ground plane and to get the maximum power output from the device; however also a single ended circuitry can be designed for particular OEM application needs.

10.2.2. Output Lines Characteristics

“Ear_MT” Differential output path

• line coupling	DC
• line type	differential
• output load resistance	32 Ω
• max. load capacitance	500pF(max.)
• differential output impedance	1 Ω (max) @1.02KHz
• signal bandwidth	150 - 4000 Hz @ -3 dB
• differential output voltage (typ.)@0dBm0	1060mVrms
• SW volume level step	2dB
• number of SW volume steps	10

“Ear_HF” differential output path

• line coupling	DC
• line type	differential
• output load resistance	32 Ω
• max. load capacitance	500pF(max.)
• differential output impedance	1 Ω (max) @1.02KHz
• signal bandwidth	150 - 4000 Hz @ -3 dB
• differential output voltage (typ.)@0dBm0	833 mVrms
• SW volume level step	2dB
• number of SW volume steps	10



11. General Purpose I/O

The general-purpose I/O pads can be configured to act in three different ways:

- input
- output
- alternate function (internally controlled)

Input pads can only be read and report the digital value (high or low) present on the pad at the read time; output pads can only be written or queried and set the value of the pad output; an alternate function pad is internally controlled by the UC864-E/G /WD/WDU firmware and acts depending on the function implemented.

The following GPIOs are available on the UC864-E/G/WD/WDU.

PIN	Signal	I/O	Function	Type	Drive strength	Default State	ON_OFF State	Reset State	Note
70	TGPIO_01	I/O	GPIO01 Configurable GPIO	CMOS 2.6V	2mA	INPUT	LOW	HIGH	
74	TGPIO_02	I/O	GPIO02 Configurable GPIO	CMOS 2.6V	2mA	INPUT	LOW	HIGH	
66	TGPIO_03	I/O	GPIO03 Configurable GPIO	CMOS 2.6V	2mA	INPUT	LOW	LOW	
59	TGPIO_04	I/O	GPIO04 Configurable GPIO	CMOS 2.6V	2mA	INPUT	LOW	LOW	Alternate Function (RF Transmission Control)
78	TGPIO_05	I/O	GPIO05 Configurable GPIO	CMOS 2.6V	2mA	INPUT	LOW	LOW	Alternate Function (RFTXMON)
68	TGPIO_06	I/O	GPIO06 Configurable GPIO	CMOS 2.6V	2mA	INPUT	LOW	HIGH	Alternate function (ALARM)
73	TGPIO_07	I/O	GPIO07 Configurable GPIO	CMOS 2.6V	2mA	INPUT	LOW	LOW	Alternate function (BUZZER)
67	TGPIO_08	I/O	GPIO08 Configurable GPIO	CMOS 2.6V	2mA	INPUT	LOW	LOW	
76	TGPIO_09	I/O	GPIO09 Configurable GPIO	CMOS 2.6V	2mA	INPUT	LOW	HIGH	
63	TGPIO_10	I/O	GPIO10 Configurable GPIO	CMOS 2.6V	2mA	INPUT	LOW	LOW	



57	TGPIO_11	I/O	GPIO11 Configurable GPIO	CMOS 2.6V	2mA	INPUT	LOW	LOW	
62	TGPIO_12	I/O	GPIO12 Configurable GPIO	CMOS 2.6V	2mA	INPUT	LOW	HIGH	
77	TGPIO_13	I/O	GPIO13 Configurable GPIO	CMOS 2.6V	2mA	INPUT	LOW	LOW	
60	TGPIO_14	I/O	GPIO14 Configurable GPIO	CMOS 2.6V	2mA	INPUT	LOW	HIGH	
61	TGPIO_15	I/O	GPIO15 Configurable GPIO	CMOS 2.6V	2mA	INPUT	LOW	HIGH	
75	TGPIO_16	I/O	GPIO16 Configurable GPIO	CMOS 2.6V	2mA	INPUT	LOW	HIGH	
71	TGPIO_17	I/O	GPIO17 Configurable GPIO	CMOS 2.6V	2mA	INPUT	LOW	LOW	
65	TGPIO_18	I/O	GPIO18 Configurable GPIO	CMOS 2.6V	2mA	INPUT	LOW	LOW	
56	TGPIO_19	I/O	GPIO19 Configurable GPIO	CMOS 2.6V	2mA	INPUT	LOW	LOW	
58	TGPIO_20	I/O	GPIO20 Configurable GPIO	CMOS 2.6V	2mA	INPUT	LOW	LOW	
72	TGPIO_21	I/O	GPIO21 Configurable GPIO	CMOS 2.6V	2mA	INPUT	HIGH	HIGH	
64	TGPIO_22	I/O	GPIO22 Configurable GPIO	CMOS 1.8V (not 2.6V)	2mA	INPUT	LOW	HIGH	

Not all GPIO pads support all these three modes:

- GPIO4 supports all three modes and can be input, output, RF Transmission Control (Alternate function)
- GPIO5 supports all three modes and can be input, output, RFTX monitor output (Alternate function)
- GPIO6 supports all three modes and can be input, output, alarm output (Alternate function)



- GPIO7 supports all three modes and can be input, output, buzzer output (Alternate function)

Some alternate functions for UC864-E/G/WD/WDU may be added if needed.

11.1. Logic Level Specifications

Where not specifically stated, all the interface circuits work at 2.6V CMOS logic levels.

The following table shows the logic level specifications used in the UC864-E/G/WD/WDU interface circuits:

Absolute Maximum Ratings -Not Functional

Parameter	UC864-E/G/WD/WDU	
	Min	Max
Input level on any digital pin when on	-0.3V	+3.0V
Input voltage on analog pins when on	-0.3V	+3.0 V

For 2.6V CMOS signals;

Operating Range - Interface levels

Level	UC864-E/G/WD/WDU	
	Min	Max
Input high level	2.0V	2.9 V
Input low level	-0.3V	0.6V
Output high level	2.2V	2.6V
Output low level	0V	0.35V

For 1.8V signals:

Operating Range - Interface levels (1.8V CMOS)

Level	UC864-E/G/WD/WDU	
	Min	Max
Input high level	1.5V	2.1V
Input low level	-0.3V	0.5V
Output high level	1.4V	1.8V
Output low level	0V	0.35V




11.2. Using a GPIO Pad as Input

The GPIO pads, when used as inputs, can be connected to a digital output of another device and report its status, provided this device has interface levels compatible with the 2.6V CMOS levels of the GPIO.

If the digital output of the device is connected with the GPIO input, the pad has interface levels different from the 2.6V CMOS. It can be buffered with an open collector transistor with a 47K Ω pull-up resistor to 2.6V.

11.3. Using a GPIO Pad as Output

The GPIO pads, when used as outputs, can drive 2.6V CMOS digital devices or compatible hardware. When set as outputs, the pads have a push-pull output and therefore the pull-up resistor may be omitted.



output PAD equivalent circuit

11.4. Using the RF Transmission Control GPIO4

The GPIO4 pin, when configured as RF Transmission Control Input, permits to disable the Transmitter when the GPIO is set to Low by the application. In the design it is necessary to add a pull up resistor (47K to PWRMON).

11.5. Using the RFTXMON Output GPIO5

The GPIO5 pin, when configured as RFTXMON Output, is controlled by the UC864-E/G/WD/WDU module and will rise when the transmitter is active and fall after the transmitter activity is completed.

For example, if a call is started, the line will be HIGH during all conversations and it will be again LOW after hanged up.

The line rises up 300ms before first TX burst and will become again LOW from 500ms to 1sec after last TX burst.

11.6. Using the Alarm Output GPIO6

The GPIO6 pad, when configured as Alarm Output, is controlled by the UC864-E/G/WD/WDU module and will rise when the alarm starts and fall after the issue of a dedicated AT command.

This output can be used to power up the UC864-E/G/WD/WDU controlling microcontroller or application at the alarm time, giving you the possibility to program a timely system wake-up to achieve some periodic actions and completely turn off either the application or the UC864-E/G/WD/WDU during sleep periods. This will dramatically reduce the sleep consumption to few μ A.

In battery-powered devices this feature will greatly improve the autonomy of the device.



NOTE:

During RESET the line is set to HIGH logic level.

11.7. Using the Buzzer Output GPIO7

As Alternate Function, the GPIO7 is controlled by the firmware that depends on the function implemented internally.

This setup places always the GPIO7 pin in OUTPUT direction and the corresponding function must be activated properly by AT#SRP command (refer to AT commands specification).



Also in this case, the *dummy value* for the pin state can be both "0" or "1".

send the command

AT#GPIO=7, 1, 2<cr>:

wait for response


OK

send the command

AT#SRP=3

The GPIO7 pin will be set as *Alternate Function* pin with its dummy logic status set to *HIGH* value.

The "Alternate function" permits your application to easily implement Buzzer feature with some small hardware extension of your application as shown in the next sample figure.



Example of Buzzer's driving circuit.



NOTE:


To correctly drive a buzzer, a driver must be provided. its characteristics depend on the buzzer. Refer to your buzzer vendor.



11.8. Magnetic Buzzer Concepts


11.8.1. Short Description

A magnetic Buzzer is a sound-generating device with a coil located in the magnetic circuit consisting of a permanent magnet, an iron core, a high permeable metal disk and a vibrating diaphragm.



Drawing of the Magnetic Buzzer.

The disk and diaphragm are attracted to the core by the magnetic field. When an oscillating signal is moved through the coil, it produces a fluctuating magnetic field, which vibrates the diaphragm at a frequency of the drive signal. Thus the sound is produced as relative to the frequency applied.



11.8.2. Frequency Behavior

The frequency behavior represents the effectiveness of the reproduction of the applied signals. Because its performance is related to a square driving waveform (whose amplitude varies from 0V to Vpp), if you modify the waveform (e.g. from square to sinus) the frequency response will change.



11.8.3. Power Supply Influence

After applying a signal with a different amplitude from suggested by the manufacturer, a performance change will follow, according to the rule *"if resonance frequency f_0 increases, amplitude decreases"*.

Because resonance frequency depends on acoustic design and lowering the amplitude of the driving signal, the response bandwidth tends to become narrow, and vice versa.

Summarizing: $V_{pp} \uparrow \rightarrow f_0 \downarrow$ $V_{pp} \rightarrow f_0 \uparrow$

The risk is that the f_0 could easily fall outside of new bandwidth; consequently the SPL could be much lower than the expected.



WARNING:

It is very important to respect the sense of the applied voltage: never apply to the "-" pin a voltage more positive than "+" pin. If this happens, the diaphragm vibrates in the opposite sense with a high probability to be expelled from its physical position. This damages the device permanently.

11.8.4. Working Current Influence

In the component data sheet you will find the value of MAX CURRENT: this represents the maximum average current that can flow at nominal voltage without current limitation.

In other words it is not the peak current, which could be twice or three times higher. If driving circuitry does not support these peak values, the SPL will never reach the declared level or the oscillations will stop.

11.9. Using the Temperature Monitor Function

11.9.1. Short Description

The Temperature Monitor is a function of the module that permits to control its internal temperature and if properly set (see the #TEMPMON command on AT Interface guide) it raises to High Logic level a GPIO when the maximum temperature is reached.

11.9.2. Allowed GPIO

The AT#TEMPMON set command could be used with one of the following GPIO:

Signal	Function	Type	Drive strength	Note
TGPIO_	GPIO01 Configurable	CMOS	2mA	




1yv0300766a Rev.4 - 03/02/09

The set command could be used also with one of the following GPIO but in that case the alternate function is not usable:

11.10. Indication of Network Service Availability

The STAT_LED pin status shows information on the network service availability and Call status. In the UC864-E/G/WD/WDU modules, the STAT_LED usually needs an external transistor to drive an external LED. Because of the above, the status indicated in the following table is reversed with respect to the pin status:

LED status	Device Status
Permanently off	Device off
Fast blinking (Period 1s, Ton 0,5s)	Net search / Not registered / turning off
Slow blinking (Period 3s, Ton 0,3s)	Registered full service
Permanently on	a call is active



11.11. RTC Bypass Out

The VRTC pin brings out the Real Time Clock supply, which is separate from the rest of the digital part, allowing having only RTC going on when all the other parts of the device are off. To this power output a backup capacitor can be added in order to increase the RTC autonomy during power off of the battery.

NOTE: NO devices must be powered from this pin.

11.12. VAUX1 Power Output

A regulated power supply output is provided in order to supply small devices from the module. This output is active when the module is ON and goes OFF when the module is shut down. The operating range characteristics of the supply are:

Operating Range – VAUX1 power supply


	Min	Typical	Max
Output voltage	2.6V	2.65V	2.7V
Output current			100mA
Output bypass capacitor (Inside the module)			2.2μF



12.3. Mounting UC864 on your board

12.3.1. Mounting UC864-E on the Board

The position of the Molex board-to-board connector and pin 1 are shown in the following picture.




NOTE:

The Metal taps present on UC864-E must be to GND
This module could not be processed with a reflow



12.3.2. Mounting UC864-G/WD/WDU on the Board

The position of the Molex board with board connector and pin 1 is shown in the following picture.



NOTE:

The Metal taps present on UC864-G/WD/WDU must be to GND
This module could not be processed with a reflow




12.3.3. Debug of the UC864-E/G/WD/WDU in Production

To test and debug the mounting of UC864-E/G/WD/WDU, we strongly recommend to foresee test pads on the host PCB, in order to check the connection between the UC864-E/G/WD/WDU itself and the application and to test the performance of the module connecting it with an external computer. Depending on the customer application, these pads include, but are not limited to the following signals:

- TXD
- RXD
- ON/OFF
- RESET
- GND
- VBATT
- TX_TRACE
- RX_TRACE
- PWRMON



The Telit UC864-E/G/WD/WDU is packaged on trays. of Each tray contains 20 pieces with the following dimensions:




Trays can withstand the maximum temperature of 65° C.



13. Application guide for SIM interface

When designing SIM interface on the application boards, the following schematics are recommended.



All the components in the application side (dotted line above) should be included into the application board and the recommended values should be referred as well.

Special attention should be paid to the value of Resistor R1.

3GPP specifications define that the rise time and the fall time of the IO signal shall not exceed 1 μ s.

Resistor R1 is very closely related to the rise time and the fall time of the SIMIO signal. It can differ depending on the application board therefore it should be considered at the customer point of view. Telit highly recommends that the customers should verify the relating specification when they design.

To make it easy to understand, Telit presents the following results which is based on the UC864-E/G/WD/WDU with Telit EVK.

This result represents the deviation by R1 regarding the rise time and the fall time of SIMIO signal.

	Resistor R1	1.8V		3.0V	
		Rising time max. [us]	Falling time max. [us]	Rising time max. [us]	Falling time max. [us]
3gpp spec		1.000	1.000	1.000	1.000
1	15K	1.225	0.026	1.295	0.150
2	10K	1.008		1.058	
3	8K2	0.900		0.903	
4	6K8	0.793	0.025	0.795	0.015



14. ESD Protection

Telit recommend that the TVS diodes or varistor should be used to protect UC864-E/G/WDU from ESD.




NOTE:

The UC864-WD module is provided with an internal ESD protection for SIM interface, USB interface and power supplies.

14.1. ESD Protection for SIM interface

The following schematics are recommended for SIM interface.




The single TVS diode or varistor can be used on the respective pins.



14.2. ESD Protection for USB interface

The following schematics are recommended for USB interface.



The single TVS diode or varistor can be used on the respective pins.
Additionally Telit recommend that suitable resistors should be used to protect the USB D+/D- signal from ESD.

14.3. ESD Protection for Power Supplies

Telit recommend that the single TVS diode or varistor should be used to protect UC864-E/G/WDU from ESD for the following lines.

- Vbatt : Pin 1,2,3,4
- VAUX1 : Pin 50
- CHARGE : Pin 51,52
- ON/OFF: Pin 53
- VRTC : Pin 55



15. Conformity Assessment Issues

The UC864-E/G module is assessed to the R&TTE Directive as stand-alone products, so if the module is installed in conformance with TELIT installation instructions require no further evaluation under Article 3.2 of the R&TTE Directive and do not require further involvement of a R&TTE Directive Notified Body for the final product.

In all other cases, or if the manufacturer of the final product is in doubt then the equipment integrating the radio module must be assessed against Article 3.2 of the R&TTE Directive.

In all cases assessment of the final product must be made against the Essential requirements of the R&TTE Directive Articles 3.1(a) and (b), safety and EMC respectively, and any relevant Article 3.3 requirements.

The UC864-E/G module is in conform with the following European Union Directives:

- R&TTE Directive 99/05/EC (Radio Equipment & Telecommunications Terminal Equipments);
- Low Voltage Directive 73/23/EEC and product safety;
- Directive 89/336/EEC for conformity for EMC.

In order to satisfy the essential requisite of the R&TTE 99/05/EC directive, the UC864-E/G module is compliant with the following standards:

- Radio Spectrum, Standard: EN 301 511, EN 301 908-1 and EN 301 908-2 ;
- EMC (Electromagnetic Compatibility). Standards: EN 301 489-1, EN 301 489-7 and EN 301 489-24;
- LVD (Low Voltage Directive) Standards: EN 60950-1:2001+A11:2004.

In this document and the Hardware User Guide, Software User Guide all the information you may need for developing a product meeting the R&TTE Directive is included.

The Telit UC864-G modules are FCC Approved as module to be installed in other devices.

These devices have to be used only for fixed and mobile applications. If the final product after integration is intended for portable use, a new application and FCC ID is required.

The Telit UC864-G modules are also conforming to the following US Directives:

- Use of RF Spectrum. Standards: FCC 47 Part 22;
- Use of RF Spectrum. Standards: FCC 47 Part 24;



UC864-E/G/WD/WDU Hardware User Guide

1vv0300766a Rev.4 - 03/02/09

- EMC (Electromagnetic Compatibility). Standards: FCC47 Part 15.

To meet the FCC's RF exposure rules and regulations:

- The antenna(s) used for this transmitter must be installed to provide a separation distance of at least 20 cm from all persons and must not be co-located or operating in conjunction with any other antenna or transmitter;
- The antenna(s) used for this module must not exceed 3 dBi for mobile and fixed or mobile operating configurations.

Users and installers must be provided with antenna installation instructions and transmitter operating conditions for satisfying RF exposure compliance.

Manufacturers of mobile, fixed or portable devices incorporating this module are advised to clarify any regulatory questions and to have their complete product tested and approved for FCC compliance.

Interference statement:

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions:

1. this device may not cause harmful interference, and
2. this device must accept any interference received, including interference that may cause undesired operation.



16. Safety Recommendations

Read carefully!

Be sure about that the use of this product is allowed in your country and in the environment required. The use of this product may be dangerous and has to be avoided in the following areas:

- Where it can interfere with other electronic devices in environments such as hospitals, airports, aircrafts, etc.
- Where there is risk of explosion such as gasoline stations, oil refineries, etc.

It is responsibility of the user to enforce the country regulation and the specific environment regulation.

Do not disassemble the product; any mark of tampering will compromise the warranty validity.

We recommend following the instructions of the hardware user guides for a correct wiring of the product. The product has to be supplied with a stabilized voltage source and the wiring has to be conforming to the security and fire prevention regulations.

The product has to be handled with care, avoiding any contact with the pins because electrostatic discharges may damage the product itself. Same cautions have to be taken for the SIM, checking carefully the instruction for its use. Do not insert or remove the SIM when the product is in power saving mode.

The system integrator is responsible of the functioning of the final product; therefore, care has to be taken to the external components of the module, as well as of any project or installation issue, because the risk of disturbing the GSM network or external devices or having impact on the security. Should there be any doubt, please refer to the technical documentation and the regulations in force.

Every module has to be equipped with a proper antenna with specific characteristics. The antenna has to be installed with care in order to avoid any interference with other electronic devices and has to be installed with the guarantee of a minimum 20 cm distance from the body. In case of this requirement cannot be satisfied, the system integrator has to assess the final product against the SAR regulation.

The European Community provides some Directives for the electronic equipments introduced on the market. All the relevant information are available on the European Community website:

<http://europa.eu.int/comm/enterprise/rtte/dir99-5.htm>

The text of the Directive 99/05 regarding telecommunication equipments is available, while the applicable Directives (Low Voltage and EMC) are available at:

<http://europa.eu.int/comm/enterprise/rtte/dir99-5.htm>



17. Document Change Log

Revision	Date	Changes
Rev.0	23/10/2007	Initial release
Rev.1	31/01/2008	Updated 3.1 – Pin 33 and 34 now Reserved Updated 11.8 – VAUX is OFF during RESET and Power On period Added table with power consumptions and Supply voltage range
Rev.2	22/10/2008	Added UC864-G characteristics Updated 2. Mechanical Dimensions Updated 3.1 PIN-OUT Updated 5.1 Power supply Requirements Updated 5.2.2 Thermal Design Guidelines Updated 7 Logic level specifications Updated 8.3 5V UART level translation Updated 9. USB Port Updated 10. Audio Section Overview Updated 11.4 Handset Earphone Design Updated 12. General Purpose I/O ; Updated 12.1 Logic level specifications Updated 12.2 Using a GPIO Pas as INPUT Updated 12.3 Using a GPIO Pad as OUTPUT Added 12.4 Using the RF Transmission Control GPIO4 Updated 12.7 Using the Buzzer Output GPIO7 Added 12.8 Magnetic Buzzer Concepts Added 12.9 Using the Temperature Monitor Function Updated VAUX1 power supply voltage from 2.85V to 2.65V Updated 13. DAC and ADC section Updated 13.3 Mounting UC864-G on your board Updated 13.4 Packing system Updated 14 Conformity Assessment Issues
Rev.3	19/12/2008	Updated 2.1 UC864-E Mechanical Dimensions Updated 3.1 – Pin 33 and 34 now Reserved Updated 8. Serial Ports Updated 12.3 Mounting UC864 on your board Added 13 Application guide for SIM interface Added 14 ESD Protection
Rev.4	03/02/2009	Added 1.1 UC864-E/G/WD/WDU Product Specification Added UC864-WD/WDU characteristics Added 4.2 Initialization and Activation state Added 9.1 USB transceiver specifications Updated 14.2 ESD Protection for USB interface

