


Cool MOS™ Power Transistor

Feature


- New revolutionary high voltage technology
- Ultra low gate charge
- Periodic avalanche rated
- Extreme dv/dt rated
- Ultra low effective capacitances
- Improved transconductance
- Pb-free lead plating; RoHS compliant
- Qualified according to JEDEC⁰⁾ for target applications

$V_{DS} @ T_{jmax}$	560	V
$R_{DS(on)}$	0.38	Ω
I_D	11.6	A

PG-TO247



Type	Package	Ordering Code	Marking
SPW12N50C3	PG-TO247	Q67040-S4580	12N50C3



Maximum Ratings

Parameter	Symbol	Value	Unit
Continuous drain current $T_C = 25\text{ }^\circ\text{C}$ $T_C = 100\text{ }^\circ\text{C}$	I_D	11.6 7	A
Pulsed drain current, t_p limited by T_{jmax}	$I_{D\text{ puls}}$	34.8	
Avalanche energy, single pulse $I_D = 5.5\text{ A}$, $V_{DD} = 50\text{ V}$	E_{AS}	340	mJ
Avalanche energy, repetitive t_{AR} limited by T_{jmax} ¹ $I_D = 11.6\text{ A}$, $V_{DD} = 50\text{ V}$	E_{AR}	0.6	
Avalanche current, repetitive t_{AR} limited by T_{jmax}	I_{AR}	11.6	A
Reverse diode dv/dt ⁵⁾	dv/dt	15	V/ns
Gate source voltage	V_{GS}	± 20	V
Gate source voltage AC ($f > 1\text{ Hz}$)	V_{GS}	± 30	
Power dissipation, $T_C = 25\text{ }^\circ\text{C}$	P_{tot}	125	W
Operating and storage temperature	T_j, T_{stg}	-55... +150	$^\circ\text{C}$

Maximum Ratings

Parameter	Symbol	Value	Unit
Drain Source voltage slope $V_{DS} = 400 \text{ V}$, $I_D = 11.6 \text{ A}$, $T_j = 125^\circ\text{C}$	dv/dt	50	V/ns

Thermal Characteristics

Parameter	Symbol	Values			Unit
		min.	typ.	max.	
Thermal resistance, junction - case	R_{thJC}	-	-	1	K/W
Thermal resistance, junction - ambient, leaded	R_{thJA}	-	-	62	
SMD version, device on PCB: @ min. footprint @ 6 cm ² cooling area ²⁾	R_{thJA}	- -	- 35	62 -	
Soldering temperature, wavesoldering 1.6 mm (0.063 in.) from case for 10s	T_{sld}	-	-	260	°C

Electrical Characteristics, at $T_j=25^\circ\text{C}$ unless otherwise specified

Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	
Drain-source breakdown voltage	$V_{(BR)DSS}$	$V_{GS}=0\text{V}$, $I_D=0.25\text{mA}$	500	-	-	V
Drain-Source avalanche breakdown voltage	$V_{(BR)DS}$	$V_{GS}=0\text{V}$, $I_D=11.6\text{A}$	-	600	-	
Gate threshold voltage	$V_{GS(th)}$	$I_D=500\mu\text{A}$, $V_{GS}=V_{DS}$	2.1	3	3.9	
Zero gate voltage drain current	I_{DSS}	$V_{DS}=500\text{V}$, $V_{GS}=0\text{V}$, $T_j=25^\circ\text{C}$, $T_j=150^\circ\text{C}$	- -	0.1 -	1 100	μA
Gate-source leakage current	I_{GSS}	$V_{GS}=20\text{V}$, $V_{DS}=0\text{V}$	-	-	100	
Drain-source on-state resistance	$R_{DS(on)}$	$V_{GS}=10\text{V}$, $I_D=7\text{A}$, $T_j=25^\circ\text{C}$ $T_j=150^\circ\text{C}$	- -	0.34 0.92	0.38 -	Ω
Gate input resistance	R_G	$f=1\text{MHz}$, open Drain	-	1.4	-	

Electrical Characteristics , at $T_j = 25\text{ }^{\circ}\text{C}$, unless otherwise specified

Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	
Transconductance	g_{fs}	$V_{DS} \geq 2 \cdot I_D \cdot R_{DS(on)max}$, $I_D = 7\text{A}$	-	8	-	S
Input capacitance	C_{iss}	$V_{GS} = 0\text{V}$, $V_{DS} = 25\text{V}$, $f = 1\text{MHz}$	-	1200	-	pF
Output capacitance	C_{oss}		-	400	-	
Reverse transfer capacitance	C_{rss}		-	30	-	
Effective output capacitance, ³⁾ energy related	$C_{o(er)}$	$V_{GS} = 0\text{V}$, $V_{DS} = 0\text{V to } 400\text{V}$	-	45	-	pF
Effective output capacitance, ⁴⁾ time related	$C_{o(tr)}$		-	92	-	
Turn-on delay time	$t_{d(on)}$	$V_{DD} = 380\text{V}$, $V_{GS} = 0/10\text{V}$, $I_D = 11.6\text{A}$, $R_G = 6.8\Omega$	-	10	-	ns
Rise time	t_r		-	8	-	
Turn-off delay time	$t_{d(off)}$		-	45	-	
Fall time	t_f		-	8	-	

Gate Charge Characteristics

Gate to source charge	Q_{gs}	$V_{DD} = 400\text{V}$, $I_D = 11.6\text{A}$	-	5	-	nC
Gate to drain charge	Q_{gd}		-	26	-	
Gate charge total	Q_g	$V_{DD} = 400\text{V}$, $I_D = 11.6\text{A}$, $V_{GS} = 0 \text{ to } 10\text{V}$	-	49	-	
Gate plateau voltage	$V_{(plateau)}$	$V_{DD} = 400\text{V}$, $I_D = 11.6\text{A}$	-	5	-	V

⁰J-STD20 and JESD22

¹Repetitive avalanche causes additional power losses that can be calculated as $P_{AV} = E_{AR} \cdot f$.

²Device on 40mm*40mm*1.5mm epoxy PCB FR4 with 6cm² (one layer, 70 μm thick) copper area for drain connection. PCB is vertical without blown air.

³ $C_{o(er)}$ is a fixed capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .


⁴ $C_{o(tr)}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .

⁵ $I_{SD} \leq I_D$, $di/dt \leq 400\text{A/us}$, $V_{DClink} = 400\text{V}$, $V_{peak} < V_{BR, DSS}$, $T_j < T_{j,max}$.

Identical low-side and high-side switch.

1 Power dissipation


$$P_{\text{tot}} = f(T_C)$$



2 Safe operating area

$$I_D = f(V_{DS})$$


parameter: $D = 0$, $T_C = 25^\circ\text{C}$



3 Safe operating area FullPAK

$$I_D = f(V_{DS})$$


parameter: $D = 0$, $T_C = 25^\circ\text{C}$



4 Transient thermal impedance

$$Z_{\text{thJC}} = f(t_p)$$


parameter: $D = t_p/T$



5 Transient thermal impedance FullPAK

$$Z_{thJC} = f(t_p)$$


parameter: $D = t_p/t$



6 Typ. output characteristic

$$I_D = f(V_{DS}); T_j = 25^\circ\text{C}$$


parameter: $t_p = 10 \mu\text{s}$, V_{GS}



7 Typ. output characteristic

$$I_D = f(V_{DS}); T_j = 150^\circ\text{C}$$


parameter: $t_p = 10 \mu\text{s}$, V_{GS}



8 Typ. drain-source on resistance

$$R_{DS(on)} = f(I_D)$$


parameter: $T_j = 150^\circ\text{C}$, V_{GS}



9 Drain-source on-state resistance

$$R_{DS(on)} = f(T_j)$$


parameter: $I_D = 7\text{ A}$, $V_{GS} = 10\text{ V}$



10 Typ. transfer characteristics

$$I_D = f(V_{GS}); V_{DS} \geq 2 \times I_D \times R_{DS(on)max}$$


parameter: $t_p = 10\text{ }\mu\text{s}$



11 Typ. gate charge

$$V_{GS} = f(Q_{Gate})$$


parameter: $I_D = 11.6\text{ A}$ pulsed



12 Forward characteristics of body diode

$$I_F = f(V_{SD})$$


parameter: T_j , $t_p = 10\text{ }\mu\text{s}$



13 Avalanche SOA

$$I_{AR} = f(t_{AR})$$


par.: $T_j \leq 150^\circ\text{C}$



14 Avalanche energy


$$E_{AS} = f(T_j)$$

par.: $I_D = 5.5\text{ A}$, $V_{DD} = 50\text{ V}$



15 Drain-source breakdown voltage


$$V_{(BR)DSS} = f(T_j)$$



16 Avalanche power losses

$$P_{AR} = f(f)$$


parameter: $E_{AR} = 0.6\text{ mJ}$



17 Typ. capacitances


$$C = f(V_{DS})$$

parameter: $V_{GS}=0V$, $f=1\text{ MHz}$





18 Typ. C_{OSS} stored energy

$$E_{OSS}=f(V_{DS})$$




Definition of diodes switching characteristics





DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.90	5.16	0.193	0.203
A1	2.27	2.53	0.089	0.099
A2	1.85	2.11	0.073	0.083
b	1.07	1.33	0.042	0.052
b1	1.90	2.41	0.075	0.095
b2	1.90	2.16	0.075	0.085
b3	2.87	3.38	0.113	0.133
b4	2.87	3.13	0.113	0.123
c	0.55	0.68	0.022	0.027
D	20.82	21.10	0.820	0.831
D1	16.25	17.65	0.640	0.695
D2	1.05	1.35	0.041	0.053
E	15.70	16.03	0.618	0.631
E1	13.10	14.15	0.516	0.557
E2	3.68	5.10	0.145	0.201
E3	1.68	2.60	0.066	0.102
e	5.44		0.214	
N	3		3	
L	19.80	20.31	0.780	0.799
L1	4.17	4.47	0.164	0.176
øP	3.50	3.70	0.138	0.146
Q	5.49	6.00	0.216	0.236
S	6.04	6.30	0.238	0.248

DOCUMENT NO. Z8B0C003327
SCALE 0 5 5 7.5mm
EUROPEAN PROJECTION 
ISSUE DATE 17-12-2007
REVISION 03

Published by
Infineon Technologies AG
81726 Munich, Germany
© 2008 Infineon Technologies AG
All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office. Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

1 New package outlines TO-247

Assembly capacity extension for CoolMOSTM technology products assembled in lead-free package
PG-TO247-3 at subcontractor ASE (Weihai) Inc., China (Changes are marked in blue.)




Figure 1 Outlines TO-247, dimensions in mm/inches