

**Technical Document**

- [Tools Information](#)
- [FAQs](#)
- [Application Note](#)
  - [HA0017E Controlling the Read/Write Function of the HT24 Series EEPROM Using the HT49 Series MCUs](#)
  - [HA0024E Using the RTC in the HT49 MCU Series](#)
  - [HA0025E Using the Time Base in the HT49 MCU Series](#)
  - [HA0026E Using the I/O Ports on the HT49 MCU Series](#)
  - [HA0027E Using the Timer/Event Counter in the HT49 MCU Series](#)

**Features**


- Operating voltage:
  - $f_{SYS}=4\text{MHz}$ : 2.2V~5.5V for HT49R70A-1/HT49C70-1
  - $f_{SYS}=8\text{MHz}$ : 3.3V~5.5V for HT49R70A-1/HT49C70-1
  - $f_{SYS}=500\text{kHz}$ : 1.2V~2.2V for HT49C70L
- 8 input lines
- 16 bidirectional I/O lines
- Two external interrupt input
- One 8-bit and one 16-bit programmable timer/event counter with PFD (programmable frequency divider) function
- LCD driver with 41×2, 41×3 or 40×4 segments
- 8K×16 program memory
- 224×8 data memory RAM
- Real Time Clock (RTC)
- 8-bit prescaler for RTC
- Watchdog Timer
- Buzzer output
- On-chip crystal, RC and 32768Hz crystal oscillator
- HALT function and wake-up feature reduce power consumption
- 16-level subroutine nesting
- Bit manipulation instruction
- 16-bit table read instruction
- Up to 0.5 $\mu\text{s}$  instruction cycle with 8MHz system clock for HT49R70A-1/HT49C70-1
- Up to 8 $\mu\text{s}$  instruction cycle with 500kHz system clock for HT49C70L
- 63 powerful instructions
- All instructions in 1 or 2 machine cycles
- Low voltage reset/detector functions for HT49R70A-1/HT49C70-1
- 100-pin QFP package

**General Description**

The HT49R70A-1/HT49C70-1/HT49C70L are 8-bit, high performance, RISC architecture microcontroller devices specifically designed for a wide range of LCD applications. The mask version HT49C70-1 and HT49C70L are fully pin and functionally compatible with the OTP version HT49R70A-1 device. The HT49C70L is a low voltage version, with the ability to operate at a minimum power supply of 1.2V, making it suitable for single cell battery applications.

The advantages of low power consumption, I/O flexibility, programmable frequency divider, timer functions, oscillator options, HALT and wake-up functions and buzzer driver in addition to a flexible and configurable LCD interface, enhance the versatility of these devices to control a wide range of LCD-based application possibilities such as measuring scales, electronic multi-meters, gas meters, timers, calculators, remote controllers and many other LCD-based industrial and home appliance applications.

## Block Diagram



HT49R70A-1/HT49C70-1/HT49C70L — 100 QFP-A		
PA4	100	SEG8
PA3/PFD	99	SEG7
PA2	98	SEG6
PA1/BZ	97	SEG5
PA0/BZ	96	SEG4
RES	95	SEG3
OSC1	94	SEG2
OSC2	93	SEG1
VDD	92	SEG0
OSC3	91	SEG0
OSC4	90	SEG0
OSC3	89	SEG0
OSC4	88	SEG0
OSC3	87	SEG0
OSC4	86	SEG0
OSC3	85	SEG0
OSC4	84	SEG0
OSC3	83	SEG0
OSC4	82	SEG0
OSC3	81	SEG0
PA5	1	SEG9
NC	2	SEG10
NC	3	SEG11
NC	4	NC
NC	5	NC
NC	6	NC
PA6	7	SEG12
PA7	8	SEG13
PB0/INT0	9	SEG14
PB1/INT1	10	SEG15
PB2/TMR0	11	SEG16
PB3/TMR1	12	SEG17
PB4	13	SEG18
PB5	14	SEG19
PB6	15	SEG20
PB7	16	SEG21
PC0	17	SEG22
PC1	18	SEG23
PC2	19	SEG24
PC3	20	SEG25
PC4	21	SEG26
PC5	22	SEG27
PC6	23	SEG28
PC7	24	SEG29
NC	25	NC
NC	26	NC
NC	27	NC
NC	28	NC
NC	29	NC
VSS	30	NC
VLCD	31	NC
V1	32	SEG30
V2	33	SEG31
C1	34	SEG32
C2	35	SEG33
COM0	36	SEG34
COM1	37	SEG35
COM2	38	SEG36
COM3	39	SEG37
COM3/SEG40	40	SEG38
COM3/SEG40	41	SEG39
COM3/SEG40	42	SEG40
COM3/SEG40	43	SEG41
COM3/SEG40	44	SEG42
COM3/SEG40	45	SEG43
COM3/SEG40	46	SEG44
COM3/SEG40	47	SEG45
COM3/SEG40	48	SEG46
COM3/SEG40	49	SEG47
COM3/SEG40	50	SEG48
COM3/SEG40	51	SEG49

**Pad Description**

Pad Name	I/O	Options	Description
PA0/BZ PA1/BZ PA2 PA3/PFD PA4~PA7	I/O	Wake-up Pull-high or None CMOS or NMOS	PA0~PA7 constitute an 8-bit bidirectional input/output port with Schmitt trigger input capability. Each pin on port can be configured as wake-up input by options. PA0~PA3 can be configured as CMOS output or NMOS input/output with or without pull-high resistor by options. PA4~PA7 are always pull-high NMOS input/output. Of the eight bits, PA0~PA1 can be set as I/O pins or buzzer outputs by options. PA3 can be set as an I/O pin or as a PFD output also by options.
PB0/INT0 PB1/INT1 PB2/TMR0 PB3/TMR1 PB4~PB7	I	—	PB0~PB7 constitute an 8-bit Schmitt trigger input port. Each pin on port are with pull-high resistor. Of the eight bits, PB0 and PB1 can be set as input pins or as external interrupt control pins (INT0) and (INT1) respectively, by software application. PB2 and PB3 can be set as an input pin or as a timer/event counter input pin TMR0 and TMR1 also by software application.
PC0~PC7	I/O	Pull-high or None CMOS or NMOS	PC0~PC7 constitute an 8-bit bidirectional input/output port with Schmitt trigger input capability. On the port, such can be configured as CMOS output or NMOS input/output with or without pull-high resistor by options.
V2	I	—	Voltage pump for HT49R70A-1/HT49C70-1. LCD power supply for HT49C70L.
VLCD	I	—	LCD power supply for HT49R70A-1/HT49C70-1. Voltage pump for HT49C70L.
V1, C1, C2	I	—	Voltage pump
COM0~COM2 COM3/SEG40	O	1/2, 1/3 or 1/4 Duty	SEG40 can be set as a segment or as a common output driver for LCD panel by options. COM0~COM2 are outputs for LCD panel plate.
SEG0~SEG39	O	—	LCD driver outputs for LCD panel segments
OSC1 OSC2	I O	Crystal or RC	OSC1 and OSC2 are connected to an RC network or a crystal (by options) for the internal system clock. In the case of RC operation, OSC2 is the output terminal for 1/4 system clock. The system clock may come from the RTC oscillator. If the system clock comes from RTCOSC, these two pins can be floating.
OSC3 OSC4	I O	RTC or System Clock	Real time clock oscillators. OSC3 and OSC4 are connected to a 32768Hz crystal oscillator for timing purposes or to a system clock source (depending on the options). No built-in capacitor
VDD	—	—	Positive power supply
VSS	—	—	Negative power supply, ground
RES	I	—	Schmitt trigger reset input, active low

**Absolute Maximum Ratings**

Supply Voltage..... $V_{SS}-0.3V$  to  $V_{SS}+6.0V^*$       Supply Voltage ..... $V_{SS}-0.3V$  to  $V_{SS}+2.5V^{**}$   
 Storage Temperature ..... $-50^{\circ}C$  to  $125^{\circ}C$       Input Voltage..... $V_{SS}-0.3V$  to  $V_{DD}+0.3V$   
 Operating Temperature ..... $-40^{\circ}C$  to  $85^{\circ}C$

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

<sup>\*\*\*</sup> For HT49R70A-1/HT49C70-1

<sup>\*\*\*</sup> For HT49C70L

**D.C. Characteristics**
**V<sub>DD</sub>=1.5V for HT49C70L, V<sub>DD</sub>=3V & V<sub>DD</sub>=5V for HT49R70A-1 and HT49C70-1**
**T<sub>a</sub>=25°C**

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V <sub>DD</sub>	Conditions				
V <sub>DD</sub>	Operating Voltage	—	For HT49C70L	1.2	—	2.2	V
			LVR disable, f <sub>SYS</sub> =4MHz (for HT49R70A-1/HT49C70-1)	2.2	—	5.5	V
			f <sub>SYS</sub> =8MHz (for HT49R70A-1/HT49C70-1)	3.3	—	5.5	V
V <sub>LCD</sub>	LCD Power Supply (Note *)	—	For HT49R70A-1/HT49C70-1, V <sub>A</sub> ≤5.5V	2.2	—	5.5	V
I <sub>DD1</sub>	Operating Current (Crystal OSC)	1.5V	No load, f <sub>SYS</sub> =455kHz	—	60	100	μA
		3V	No load, f <sub>SYS</sub> =4MHz	—	1	2	mA
		5V		—	3	5	mA
I <sub>DD2</sub>	Operating Current (RC OSC)	1.5V	No load, f <sub>SYS</sub> =400kHz	—	50	100	μA
		3V	No load, f <sub>SYS</sub> =4MHz	—	1	2	mA
		5V		—	3	5	mA
I <sub>DD3</sub>	Operating Current (Crystal OSC, RC OSC)	5V	No load, f <sub>SYS</sub> =8MHz	—	4	8	mA
I <sub>DD4</sub>	Operating Current (f <sub>SYS</sub> =RTC OSC)	1.5V	No load	—	2.5	5	μA
		3V		—	0.3	0.6	mA
		5V		—	0.6	1	mA
I <sub>STB1</sub>	Standby Current (*f <sub>S</sub> =T1)	1.5V	No load, system HALT, LCD Off at HALT	—	0.1	0.5	μA
		3V		—	—	1	μA
		5V		—	—	2	μA
I <sub>STB2</sub>	Standby Current (*f <sub>S</sub> =RTC OSC)	1.5V	No load, system HALT, LCD On at HALT, C type	—	1	2	μA
		3V		—	2.5	5	μA
		5V		—	10	20	μA
I <sub>STB3</sub>	Standby Current (*f <sub>S</sub> =WDT RC OSC)	1.5V	No load, system HALT LCD On at HALT, C type	—	0.5	1	μA
		3V		—	2	5	μA
		5V		—	6	10	μA
I <sub>STB4</sub>	Standby Current (*f <sub>S</sub> =RTC OSC)	3V	No load, system HALT, LCD On at HALT, R type, 1/2 bias	—	17	30	μA
		5V		—	34	60	μA
I <sub>STB5</sub>	Standby Current (*f <sub>S</sub> =RTC OSC)	3V	No load, system HALT, LCD On at HALT, R type, 1/3 bias	—	13	25	μA
		5V		—	26	50	μA
I <sub>STB6</sub>	Standby Current (*f <sub>S</sub> =WDT RC OSC)	3V	No load, system HALT, LCD On at HALT, R type, 1/2 bias	—	14	25	μA
		5V		—	28	50	μA
I <sub>STB7</sub>	Standby Current (*f <sub>S</sub> =WDT RC OSC)	3V	No load, system HALT, LCD On at HALT, R type, 1/3 bias	—	10	20	μA
		5V		—	20	40	μA
V <sub>IL1</sub>	Input Low Voltage for I/O Ports, TMR and INT	—	—	0	—	0.3V <sub>DD</sub>	V

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V <sub>DD</sub>	Conditions				
V <sub>IH1</sub>	Input High Voltage for I/O Ports, TMR and INT	—	For HT49C70L	0.8V <sub>DD</sub>	—	V <sub>DD</sub>	V
		—	For HT49R70A-1/HT49C70-1	0.7V <sub>DD</sub>	—	V <sub>DD</sub>	V
V <sub>IL2</sub>	Input Low Voltage ( $\overline{\text{RES}}$ )	—	—	0	—	0.4V <sub>DD</sub>	V
V <sub>IH2</sub>	Input High Voltage ( $\overline{\text{RES}}$ )	—	—	0.9V <sub>DD</sub>	—	V <sub>DD</sub>	V
I <sub>OL1</sub>	I/O Port Sink Current	1.5V	V <sub>OL</sub> =0.1V <sub>DD</sub>	0.4	0.8	—	mA
		3V		6	12	—	mA
		5V		10	25	—	mA
I <sub>OH1</sub>	I/O Port Source Current	1.5V	V <sub>OH</sub> =0.9V <sub>DD</sub>	−0.3	−0.6	—	mA
		3V		−2	−4	—	mA
		5V		−5	−8	—	mA
I <sub>OL2</sub>	LCD Common and Segment Current	3V	V <sub>OL</sub> =0.1V <sub>DD</sub>	210	420	—	μA
		5V		350	700	—	μA
I <sub>OH2</sub>	LCD Common and Segment Current	3V	V <sub>OH</sub> =0.9V <sub>DD</sub>	−80	−160	—	μA
		5V		−180	−360	—	μA
R <sub>PH</sub>	Pull-high Resistance	1.5V	—	75	150	300	kΩ
		3V		20	60	100	kΩ
		5V		10	30	50	kΩ
V <sub>LVR</sub>	Low Voltage Reset Voltage	—	—	2.7	3.2	3.6	V
V <sub>LVD</sub>	Low Voltage Detector Voltage	—	—	3.0	3.3	3.6	V

Note: "\*" for the value of VA refer to the LCD driver section.

"\*f<sub>S</sub>" please refer to the WDT clock option

**A.C. Characteristics**
**V<sub>DD</sub>=1.5V for HT49C70L, V<sub>DD</sub>=3V & V<sub>DD</sub>=5V for HT49R70A-1 and HT49C70-1**
**T<sub>a</sub>=25°C**

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V <sub>DD</sub>	Conditions				
f <sub>SYS1</sub>	System Clock (Crystal OSC)	—	1.2V~2.2V (for HT49C70L)	400	—	500	kHz
		—	2.2V~5.5V	400	—	4000	kHz
		—	3.3V~5.5V	400	—	8000	kHz
f <sub>SYS2</sub>	System Clock (RC OSC)	—	1.2V~2.2V (for HT49C70L)	400	—	500	kHz
		—	2.2V~5.5V	400	—	4000	kHz
		—	3.3V~5.5V	400	—	8000	kHz
f <sub>SYS3</sub>	System Clock (32768Hz Crystal OSC)	—	—	—	32768	—	Hz
f <sub>RTCOSC</sub>	RTC Frequency	—	—	—	32768	—	Hz
f <sub>TIMER</sub>	Timer I/P Frequency	—	1.2V~2.2V (for HT49C70L)	0	—	500	kHz
		—	2.2V~5.5V	0	—	4000	kHz
		—	3.3V~5.5V	0	—	8000	kHz
t <sub>WDTOSC</sub>	Watchdog Oscillator Period	1.5V	—	35	70	140	μs
		3V		45	90	180	μs
		5V		32	65	130	μs
t <sub>RES</sub>	External Reset Low Pulse Width	—	For HT49C70L	10	—	—	μs
			For HT49R70A-1/HT49C70-1	1	—	—	μs
t <sub>SST</sub>	System Start-up Timer Period	—	Wake-up from HALT	—	1024	—	*t <sub>SYS</sub>
t <sub>LVR</sub>	Low Voltage Width to Reset	—	—	0.5	1	2	ms
t <sub>INT</sub>	Interrupt Pulse Width	—	For HT49C70L	10	—	—	μs
			For HT49R70A-1/HT49C70-1	1	—	—	μs

 Note: \*t<sub>SYS</sub>= 1/f<sub>SYS1</sub>, 1/f<sub>SYS2</sub> or 1/f<sub>SYS3</sub>

## Functional Description

### Execution Flow

The system clock is derived from either a crystal or an RC oscillator or a 32768Hz crystal oscillator. It is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes one instruction cycle while decoding and execution takes the next instruction cycle. The pipelining scheme makes it possible for each instruction to be effectively executed in a cycle. If an instruction changes the value of the program counter, two cycles are required to complete the instruction.

### Program Counter – PC


The program counter (PC) is 13 bits wide and it controls the sequence in which the instructions stored in the program ROM are executed. The contents of the PC can specify a maximum of 8192 addresses.

After accessing a program memory word to fetch an instruction code, the value of the PC is incremented by 1. The PC then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading a PCL register, a subroutine call, an initial reset, an internal interrupt, an external interrupt, or returning from a subroutine, the PC manipulates the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get a proper instruction; otherwise proceed to the next instruction.

The lower byte of the PC (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination is within 256 locations.



Execution Flow

Mode	Program Counter												
	*12	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial Reset	0	0	0	0	0	0	0	0	0	0	0	0	0
External Interrupt 0	0	0	0	0	0	0	0	0	0	0	1	0	0
External Interrupt 1	0	0	0	0	0	0	0	0	0	1	0	0	0
Timer/Event Counter 0 overflow	0	0	0	0	0	0	0	0	0	1	1	0	0
Timer/Event Counter 1 overflow	0	0	0	0	0	0	0	0	1	0	0	0	0
Time Base Interrupt	0	0	0	0	0	0	0	0	1	0	1	0	0
RTC Interrupt	0	0	0	0	0	0	0	0	1	1	0	0	0
Skip	Program Counter + 2												
Loading PCL	*12	*11	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, Call Branch	#12	#11	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return From Subroutine	S12	S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

### Program Counter

Note: \*12~\*0: Program counter bits  
#12~#0: Instruction code bits

S12~S0: Stack register bits  
@7~@0: PCL bits




When a control transfer takes place, an additional dummy cycle is required.

### Program Memory – ROM

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into 8192×16 bits which are addressed by the program counter and table pointer.

Certain locations in the ROM are reserved for special usage:

- **Location 000H**  
Location 000H is reserved for program initialization. After chip reset, the program always begins execution at this location.
- **Location 004H**  
Location 004H is reserved for the external interrupt service program. If the INT0 input pin is activated, and the interrupt is enabled, and the stack is not full, the program begins execution at location 004H.
- **Location 008H**  
Location 008H is reserved for the external interrupt service program also. If the INT1 input pin is activated, and the interrupt is enabled, and the stack is not full, the program begins execution at location 008H.
- **Location 00CH**  
Location 00CH is reserved for the Timer/Event Counter 0 interrupt service program. If a timer interrupt results from a Timer/Event Counter 0 overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 00CH.
- **Location 010H**  
Location 010H is reserved for the Timer/Event Counter 1 interrupt service program. If a timer interrupt results from a Timer/Event Counter 1 overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 010H.
- **Location 014H**  
Location 014H is reserved for the Time Base interrupt service program. If a Time Base interrupt occurs, and the interrupt is enabled, and the stack is not full, the program begins execution at location 014H.
- **Location 018H**  
Location 018H is reserved for the real time clock interrupt service program. If a real time clock interrupt occurs, and the interrupt is enabled, and the stack is not full, the program begins execution at location 018H.



Note: n ranges from 0 to 1F

### Program Memory

- **Table location**  
Any location in the ROM can be used as a look-up table. The instructions "TABRDC [m]" (the current page, 1 page=256 words) and "TABRDL [m]" (the last page) transfer the contents of the lower-order byte to the specified data memory, and the contents of the higher-order byte to TBLH (Table Higher-order byte register) (08H). Only the destination of the lower-order byte in the table is well-defined; the other bits of the table word are all transferred to the lower portion of TBLH. The TBLH is read only, and the table pointer (TBLP) is a read/write register (07H), indicating the table location. Before accessing the table, the location should be placed in TBLP. All the table related instructions require 2 cycles to complete the operation. These areas may function as a normal ROM depending upon the user's requirements.

### Stack Register – STACK

The stack register is a special part of the memory used to save the contents of the program counter. The stack is organized into 16 levels and is neither part of the data nor part of the program, and is neither readable nor writeable. Its activated level is indexed by a stack pointer (SP) and is neither readable nor writeable. At the start of a subroutine call or an interrupt acknowledgment, the contents of the program counter is pushed

Instruction(s)	Table Location												
	*12	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P12	P11	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Table Location

Note: \*12~\*0: Table location bits  
@7~@0: Table pointer bits

P12~P8: Current program counter bits

onto the stack. At the end of the subroutine or interrupt routine, signaled by a return instruction (RET or RETI), the contents of the program counter is restored to its previous value from the stack. After chip reset, the SP will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag is recorded but the acknowledgment is still inhibited. Once the SP is decremented (by RET or RETI), the interrupt is serviced. This feature prevents stack overflow, allowing the programmer to use the structure easily. Likewise, if the stack is full, and a "CALL" is subsequently executed, a stack overflow occurs and the first entry is lost (only the most recent 16 return addresses are stored).

### Data Memory – RAM


The data memory (RAM) is designed with 245×8 bits, and is divided into two functional groups, namely; special function registers and general purpose data memory, most of which are readable/writeable, although some are read only.

Of the two types of functional groups, the special function registers consist of an Indirect addressing register 0 (00H), a Memory pointer register 0 (MP0;01H), an Indirect addressing register 1 (02H), a Memory pointer register 1 (MP1;03H), a Bank pointer (BP;04H), an Accumulator (ACC;05H), a Program counter lower-order byte register (PCL;06H), a Table pointer (TBLP;07H), a Table higher-order byte register (TBLH;08H), a Real time clock control register (RTCC;09H), a Status register (STATUS;0AH), an Interrupt control register 0 (INTC0;0BH), a Timer/Event Counter 0 (TMR0;0DH), a Timer/Event Counter 0 control register (TMR0C;0EH), a Timer/Event Counter 1 (TMR1H;0FH;TMR1L;10H), a Timer/Event Counter 1 control register (TMR1C;11H), I/O registers (PA;12H, PB;14H, PC;16H), and Interrupt control register 1 (INTC1;1EH). On the other hand, the general purpose data memory, addressed from 20H to FFH, is used for data and control information under instruction commands.

The areas in the RAM can directly handle arithmetic, logic, increment, decrement, and rotate operations. Except some dedicated bits, Each pin in the RAM can be set and reset by "SET [m].i" and "CLR [m].i" They are also indirectly accessible through the Memory pointer register 0 (MP0;01H) or the Memory pointer register 1 (MP1;03H).

### Indirect Addressing Register

Location 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write operation of [00H] and [02H] accesses the RAM pointed to by MP0 (01H) and MP1(03H) respectively. Reading location 00H or 02H indirectly returns the result 00H. While, writing it indirectly leads to no operation.



The function of data movement between two indirect addressing registers is not supported. The memory pointer registers, MP0 and MP1, are both 8-bit registers used to access the RAM by combining corresponding indirect addressing registers. MP0 can only be applied to data memory, while MP1 can be applied to data memory and LCD display memory.

### Accumulator – ACC

The accumulator (ACC) is related to the ALU operations. It is also mapped to location 05H of the RAM and is capable of operating with immediate data. The data movement between two data memory locations must pass through the ACC.

### Arithmetic and Logic Unit – ALU

This circuit performs 8-bit arithmetic and logic operations and provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ etc.)

The ALU not only saves the results of a data operation but also changes the status register.

### Status Register – STATUS

The status register (0AH) is 8 bits wide and contains, a carry flag (C), an auxiliary carry flag (AC), a zero flag (Z), an overflow flag (OV), a power down flag (PDF), and a watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

Except for the TO and PDF flags, bits in the status register can be altered by instructions similar to other registers. Data written into the status register does not alter the TO or PDF flags. Operations related to the status register, however, may yield different results from those intended. The TO and PDF flags can only be changed by a Watchdog Timer overflow, chip power-up, or clearing the Watchdog Timer and executing the "HALT" instruction. The Z, OV, AC, and C flags reflect the status of the latest operations.

On entering the interrupt sequence or executing the subroutine call, the status register will not be automatically pushed onto the stack. If the contents of the status is important, and if the subroutine is likely to corrupt the status register, the programmer should take precautions and save it properly.

### Interrupts

The device provides two external interrupts, two internal timer/event counter interrupts, an internal time base interrupt, and an internal real time clock interrupt. The interrupt control register 0 (INTC0;0BH) and interrupt control register 1 (INTC1;1EH) both contain the interrupt control bits that are used to set the enable/disable status and interrupt request flags.

Once an interrupt subroutine is serviced, other interrupts are all blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may take place during this interval, but only the interrupt request flag will be recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of the INTC0 or of INTC1 may be set in order to allow interrupt nesting. Once the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack should be prevented from becoming full.

All these interrupts can support a wake-up function. As an interrupt is serviced, a control transfer occurs by pushing the contents of the program counter onto the stack followed by a branch to a subroutine at the specified location in the ROM. Only the contents of the program counter is pushed onto the stack. If the contents of the register or of the status register (STATUS) is altered by the interrupt service program which corrupts the desired control sequence, the contents should be saved in advance.

External interrupts are triggered by a high to low transition of INT0 or INT1, and the related interrupt request flag (EIF0; bit 4 of INTC0, EIF1; bit 5 of INTC0) is set as well. After the interrupt is enabled, the stack is not full, and the external interrupt is active, a subroutine call to location 04H or 08H occurs. The interrupt request flag (EIF0 or EIF1) and EMI bits are all cleared to disable other interrupts.

Bit No.	Label	Function
0	C	C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
1	AC	AC is set if an operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
2	Z	Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared.
3	OV	OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
4	PDF	PDF is cleared by either a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
5	TO	TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
6, 7	—	Unused bit, read as "0"

**Status (0AH) Register**

The internal Timer/Event Counter 0 interrupt is initialized by setting the Timer/Event Counter 0 interrupt request flag (T0F; bit 6 of INTC0), which is normally caused by a timer overflow. After the interrupt is enabled, and the stack is not full, and the T0F bit is set, a subroutine call to location 0CH occurs. The related interrupt request flag (T0F) is reset, and the EMI bit is cleared to disable further interrupts. The Timer/Event Counter 1 is operated in the same manner but its related interrupt request flag is T1F (bit 4 of INTC1) and its subroutine call location is 10H.

The time base interrupt is initialized by setting the time base interrupt request flag (TBF; bit 5 of INTC1), that is caused by a regular time base signal. After the interrupt is enabled, and the stack is not full, and the TBF bit is set, a subroutine call to location 14H occurs. The related interrupt request flag (TBF) is reset and the EMI bit is cleared to disable further interrupts.

The real time clock interrupt is initialized by setting the real time clock interrupt request flag (RTF; bit 6 of INTC1), that is caused by a regular real time clock signal. After the interrupt is enabled, and the stack is not full, and the RTF bit is set, a subroutine call to location 18H occurs. The related interrupt request flag (RTF) is reset and the EMI bit is cleared to disable further interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledgments are all held until the "RETI" instruction is executed or the EMI bit and the related in-

terrupt control bit are set both to 1 (if the stack is not full). To return from the interrupt subroutine, "RET" or "RETI" may be invoked. RETI sets the EMI bit and enables an interrupt service, but RET does not.

Interrupts occurring in the interval between the rising edges of two consecutive T2 pulses are serviced on the latter of the two T2 pulses if the corresponding interrupts are enabled. In the case of simultaneous requests, the priorities in the following table apply. These can be masked by resetting the EMI bit.

Interrupt Source	Priority	Vector
External interrupt 0	1	04H
External interrupt 1	2	08H
Timer/Event Counter 0 overflow	3	0CH
Timer/Event Counter 1 overflow	4	10H
Time base interrupt	5	14H
Real time clock interrupt	6	18H

The Timer/Event Counter 0 interrupt request flag, T0F, external interrupt 1 request flag (EIF1), external interrupt 0 request flag (EIF0), enable Timer/Event Counter 0 interrupt bit (ET0I), enable external interrupt 1 bit (EEI1), enable external interrupt 0 bit (EEI0), and enable master interrupt bit (EMI) make up of the Interrupt Control register 0 (INTC0) which is located at 0BH in the RAM. The real time clock interrupt request flag (RTF), time base interrupt request flag (TBF), Timer/Event Counter 1 interrupt request flag (T1F), enable real time

Bit No.	Label	Function
0	EMI	Controls the master (global) interrupt (1=enabled; 0=disabled)
1	EEI0	Controls the external interrupt 0 (1=enabled; 0=disabled)
2	EEI1	Controls the external interrupt 1 (1=enabled; 0=disabled)
3	ET0I	Controls the Timer/Event Counter 0 interrupt (1=enabled; 0=disabled)
4	EIF0	External interrupt 0 request flag (1=active; 0=inactive)
5	EIF1	External interrupt 1 request flag (1=active; 0=inactive)
6	T0F	Internal Timer/Event Counter 0 request flag (1=active; 0=inactive)
7	—	Unused bit, read as "0"

**INTC0 (0BH) Register**

Bit No.	Label	Function
0	ET1I	Controls the Timer/Event Counter 1 interrupt (1=enabled; 0=disabled)
1	ETBI	Controls the time base interrupt (1=enabled; 0=disabled)
2	ERTI	Controls the real time clock interrupt (1=enabled; 0=disabled)
3	—	Unused bit, read as "0"
4	T1F	Internal Timer/Event Counter 1 request flag (1=active; 0=inactive)
5	TBF	Time base request flag (1=active; 0=inactive)
6	RTF	Real time clock request flag (1=active; 0=inactive)
7	—	Unused bit, read as "0"

**INTC1 (1EH) Register**

clock interrupt bit (ERTI), and enable time base interrupt bit (ETBI), enable Timer/Event Counter 1 interrupt bit (ET1I) on the other hand, constitute the Interrupt Control register 1 (INTC1) which is located at 1EH in the RAM. EMI, EEI0, EEI1, ET0I, ET1I, ETBI, and ERTI are all used to control the enable/disable status of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (RTF, TBF, T0F, T1F, EIF1, EIF0) are all set, they remain in the INTC1 or INTC0 respectively until the interrupts are serviced or cleared by a software instruction.

It is recommended that a program should not use the "CALL subroutine" within the interrupt subroutine. It's because interrupts often occur in an unpredictable manner or require to be serviced immediately in some applications. During that period, if only one stack is left, and enabling the interrupt is not well controlled, operation of the "call" in the interrupt subroutine may damage the original control sequence.

### Oscillator Configuration

These devices provide three oscillator circuits for system clocks, i.e., RC oscillator, crystal oscillator and 32768Hz crystal oscillator, determined by options. No matter what type of oscillator is selected, the signal is used for the system clock. The HALT mode stops the system oscillator (RC and crystal oscillator only) and ignores external signal in order to conserve power. The 32768Hz crystal oscillator (system oscillator) still runs at HALT mode. If the 32768Hz crystal oscillator is selected as the system oscillator, the system oscillator is not stopped; but the instruction execution is stopped. Since the system oscillator or oscillator) is also designed for timing purposes, the internal timing (RTC, time base, WDT) operation still runs even if the system enters the HALT mode.

Of the three oscillators, if the RC oscillator is used, an external resistor between OSC1 and VSS is required, and the range of the resistance should be from 24kΩ to 1MΩ for HT49R70A-1/HT49C70-1 and from 560kΩ to 1MΩ for HT49C70L. The system clock, divided by 4, is available on OSC2 with pull-high resistor, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution. However, the frequency of the oscillation may vary with VDD, temper-

ature, and the chip itself due to process variations. It is therefore, not suitable for timing sensitive operations where accurate oscillator frequency is desired.

On the other hand, if the crystal oscillator is selected, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift required for the oscillator, and no other external components are required. A resonator may be connected between OSC1 and OSC2 to replace the crystal and to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required.

There is another oscillator circuit designed for the real time clock. In this case, only the 32.768kHz crystal oscillator can be applied. The crystal should be connected between OSC3 and OSC4.

The RTC oscillator circuit can be controlled to oscillate quickly by setting the "QOSC" bit (bit 4 of RTCC). It is recommended to turn on the quick oscillating function upon power on, and then turn it off after 2 seconds.


The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Although the system enters the power down mode, the system clock stops, and the WDT oscillator still works with a period of approximately 65μs at 5V. The WDT oscillator can be disabled by options to conserve power.


### Watchdog Timer – WDT

The WDT clock source is implemented by a dedicated RC oscillator (WDT oscillator) or an instruction clock (system clock/4) or a real time clock oscillator (RTC oscillator). The timer is designed to prevent a software malfunction or sequence from jumping to an unknown location with unpredictable results. The WDT can be disabled by options. But if the WDT is disabled, all executions related to the WDT lead to no operation.

The WDT time-out period is  $f_S/2^{15} \sim f_S/2^{16}$ .

If the WDT clock source chooses the internal WDT oscillator, the time-out period may vary with temperature, VDD, and process variations. On the other hand, if the clock source selects the instruction clock and the "HALT" instruction is executed, WDT may stop counting and lose its protecting purpose, and the logic can only be restarted by an external logic.





When the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) is strongly recommended, since the HALT can stop the system clock.

The WDT overflow under normal operation initializes a "chip reset" and sets the status bit "TO". In the HALT mode, the overflow initializes a "warm reset", and only the program counter and SP are reset to zero. To clear the contents of the WDT, there are three methods to be adopted, i.e., external reset (a low level to  $\overline{\text{RES}}$ ), software instruction, and a "HALT" instruction. There are two types of software instructions; "CLR WDT" and the other set – "CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one type of instruction can be active at a time depending on the options – "CLR WDT" times selection option. If the "CLR WDT" is selected (i.e., CLR WDT times equal one), any execution of the "CLR WDT" instruction clears the WDT. In the case that "CLR WDT1" and "CLR WDT2" are chosen (i.e., CLR WDT times equal two), these two instructions have to be executed to clear the WDT; otherwise, the WDT may reset the chip due to time-out.

#### Multi-function Timer

These devices provide a multi-function timer for the WDT, time base and RTC but with different time-out periods. The multi-function timer consists of an 8-stage divider and a 7-bit prescaler, with the clock source coming


from the WDT OSC or RTC OSC or the instruction clock (i.e., system clock divided by 4). The multi-function timer also provides a selectable frequency signal (ranges from  $f_s/2^2$  to  $f_s/2^8$ ) for LCD driver circuits, and a selectable frequency signal (ranging from  $f_s/2^2$  to  $f_s/2^9$ ) for the buzzer output by options. It is recommended to select a nearly 4kHz signal for the LCD driver circuits to have proper display.

#### Time Base

The time base offers a periodic time-out period to generate a regular internal interrupt. Its time-out period ranges from  $f_s/2^{12}$  to  $f_s/2^{15}$  selected by options. If time base time-out occurs, the related interrupt request flag (TBF; bit 5 of INTC1) is set. But if the interrupt is enabled, and the stack is not full, a subroutine call to location 14H occurs. The time base time-out signal can also be applied as a clock source of the Timer/Event Counter 1 so as to get a longer time-out period.

#### Real Time Clock – RTC

The real time clock (RTC) is operated in the same manner as the time base that is used to supply a regular internal interrupt. Its time-out period ranges from  $f_s/2^8$  to  $f_s/2^{15}$  by software programming. Writing data to RT2, RT1 and RT0 (bit 2, 1, 0 of RTCC;09H) yields various time-out periods. If the RTC time-out occurs, the related interrupt request flag (RTF; bit 6 of INTC1) is set. But if





the interrupt is enabled, and the stack is not full, a sub-routine call to location 18H occurs. The real time clock time-out signal also can be applied as a clock source of the Timer/Event Counter 0 in order to get a longer time-out period.

RT2	RT1	RT0	RTC Clock Divided Factor
0	0	0	$2^8^*$
0	0	1	$2^9^*$
0	1	0	$2^{10^*}$
0	1	1	$2^{11^*}$
1	0	0	$2^{12}$
1	0	1	$2^{13}$
1	1	0	$2^{14}$
1	1	1	$2^{15}$

Note: "\*" not recommended to be used

### Power Down Operation – HALT

The HALT mode is initialized by the "HALT" instruction and results in the following.

- The system oscillator turns off but the WDT or RTC oscillator keeps running (if the WDT oscillator or the real time clock is selected).
- The contents of the on-chip RAM and of the registers remain unchanged.
- The WDT is cleared and start recounting (if the WDT clock source is from the WDT oscillator or the real time clock oscillator).
- All I/O ports maintain their original status.
- The PDF flag is set but the TO flag is cleared.
- LCD driver is still running (if the WDT OSC or RTC OSC is selected).

The system quits the HALT mode by an external reset, an interrupt, an external falling edge signal on port A, or a WDT overflow. An external reset causes device initialization, and the WDT overflow performs a "warm reset". After examining the TO and PDF flags, the reason for chip reset can be determined. The PDF flag is cleared by system power-up or by executing the "CLR WDT" instruction, and is set by executing the "HALT" instruction. On the other hand, the TO flag is set if WDT time-out occurs, and causes a wake-up that only resets the PC (Program Counter) and SP, and leaves the others at their original state.

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each pin in port A can be independently selected to wake up the device by options. Awakening from an I/O port stimulus, the program resumes execution of the next instruction. On the other hand, awakening from an interrupt, two sequence may occur. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program resumes execution at the next instruction. But if the in-

terrupt is enabled, and the stack is not full, the regular interrupt response takes place.

When an interrupt request flag is set before entering the "HALT" status, the system cannot be awakened using that interrupt.

If wake-up events occur, it takes  $1024 t_{sys}$  (system clock period) to resume normal operation. In other words, a dummy period is inserted after the wake-up. If the wake-up results from an interrupt acknowledgment, the actual interrupt subroutine execution is delayed by more than one cycle. However, if the Wake-up results in the next instruction execution, the execution will be performed immediately after the dummy period is finished.

To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT status.

### Reset


There are three ways in which reset may occur.

- $\overline{RES}$  is reset during normal operation
- $\overline{RES}$  is reset during HALT
- WDT time-out is reset during normal operation

The WDT time-out during HALT differs from other chip reset conditions, for it can perform a "warm reset" that resets only the program counter and SP and leaves the other circuits at their original state. Some registers remain unaffected during any other reset conditions. Most registers are reset to the "initial condition" once the reset conditions are met. Examining the PDF and TO flags, the program can distinguish between different "chip resets".



TO	PDF	RESET Conditions
0	0	$\overline{RES}$ reset during power-up
u	u	$\overline{RES}$ reset during normal operation
0	1	$\overline{RES}$ Wake-up HALT
1	u	WDT time-out during normal operation
1	1	WDT Wake-up HALT

Note: "u" stands for unchanged



Reset Circuit

Note: "\*" Make the length of the wiring, which is connected to the RES pin as short as possible, to avoid noise interference.


**Reset Timing Chart**

**Reset Configuration**

To guarantee that the system oscillator is started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system awakes from a HALT state. Awakening from a HALT state, an SST delay is added.

An extra option load time delay is added during reset and power on.

The functional unit chip reset status is shown below.

Program Counter	000H
Interrupt	Disabled
Prescaler, Divider	Cleared
WDT, RTC, Time Base	Cleared. After master reset, WDT starts counting
Timer/event Counter	Off
Input/output Ports	Input mode
Stack Pointer	Points to the top of the stack

### Timer/Event Counter

Two timer/event counters are implemented in the device. One of them contains an 8-bit programmable count-up counter, the other contains a 16-bit programmable count-up counter.

The Timer/Event Counter 0 clock source may come from the system clock or system clock/4 or RTC time-out signal or external source. System clock source or system clock/4 is selected by options.

The register states are summarized below:

Register	Reset (Power On)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)*
TMR0	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
TMR0C	0000 1---	0000 1---	0000 1---	0000 1---	uuuu u---
TMR1H	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
TMR1L	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
TMR1C	0000 1---	0000 1---	0000 1---	0000 1---	uuuu u---
Program Counter	0000H	0000H	0000H	0000H	0000H
MP0	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
MP1	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
BP	---- --0	---- --0	---- --0	---- --0	---- --u
ACC	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLP	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLH	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
STATUS	--00 xxxx	--1u uuuu	--uu uuuu	--01 uuuu	--11 uuuu
INTC0	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu
INTC1	-000 -000	-000 -000	-000 -000	-000 -000	-uuu -uuu
RTCC	--00 0111	--00 0111	--00 0111	--00 0111	--uu uuuu
PA	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PB	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
PC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu

Note: "\*" stands for warm reset  
 "u" stands for unchanged  
 "x" stands for unknown



The Timer/Event Counter 1 clock source may come from TMR0 overflow or system clock or time base time-out signal or system clock/4 or external source, and the three former clock source is selected by options. Using external clock input allows the user to count external events, measure time internals or pulse widths, or generate an accurate time base. While using the internal clock allows the user to generate an accurate time base.


There are two registers related to the Timer/Event Counter 0; TMR0 ([0DH]), TMR0C ([0EH]). Two physical registers are mapped to TMR0 location; writing TMR0 puts the starting value in the Timer/Event Counter 0 register and reading TMR0 takes the contents of the Timer/Event Counter 0. The TMR0C is a timer/event counter control register, which defines some options.

There are three registers related to the Timer/Event Counter 1; TMR1H (0FH), TMR1L (10H), TMR1C (11H). Writing TMR1L will only put the written data to an internal lower-order byte buffer (8-bit) and writing TMR1H will transfer the specified data and the contents of the


lower-order byte buffer to TMR1H and TMR1L registers, respectively. The Timer/Event Counter 1 preload register is changed by each writing TMR1H operations. Reading TMR1H will latch the contents of TMR1H and TMR1L counters to the destination and the lower-order byte buffer, respectively. Reading the TMR1L will read the contents of the lower-order byte buffer. The TMR1C is the Timer/Event Counter 1 control register, which defines the operating mode, counting enable or disable and an active edge.

The T0M0 and T0M1 (T1M0 and T1M1) bits define the operation mode. The event count mode is used to count external events, which means that the clock source is from an external (TMR0, TMR1) pin. The timer mode functions as a normal timer with the clock source coming from the internal selected clock source. Finally, the pulse width measurement mode can be used to count the high or low level duration of the external signal (TMR0, TMR1), and the counting is based on the internal selected clock source.


In the event count or timer mode, the timer/event counter starts counting at the current contents in the



**Timer/Event Counter 0**



**Timer/Event Counter 1**



**PFD Source Option**

timer/event counter and ends at FFH (FFFFH). Once an overflow occurs, the counter is reloaded from the timer/event counter preload register, and generates an interrupt request flag (T0F: bit 6 of INTC0; T1F: bit 4 of INTC1).

In the pulse width measurement mode with the values of the T0ON/T1ON and T0E/T1E bits equal to 1, after the TMR0 (TMR1) has received a transient from low to high (or high to low if the T0E/T1E bit is "0"), it will start counting until the TMR0 (TMR1) returns to the original level and resets the T0ON/T1ON. The measured result remains in the timer/event counter even if the activated transient occurs again. In other words, only 1-cycle measurement can be made until the T0ON/T1ON is set. The cycle measurement will re-function as long as it receives further transient pulse. In this operation mode,

the timer/event counter begins counting not according to the logic level but to the transient edges. In the case of counter overflows, the counter is reloaded from the timer/event counter register and issues an interrupt request, as in the other two modes, i.e., event and timer modes.

To enable the counting operation, the Timer ON bit (T0ON: bit 4 of TMR0C; T1ON: bit 4 of TMR1C) should be set to 1. In the pulse width measurement mode, the T0ON/T1ON is automatically cleared after the measurement cycle is completed. But in the other two modes, the T0ON/T1ON can only be reset by instructions. The overflow of the Timer/Event Counter 0/1 is one of the wake-up sources and can also be applied to a PFD (Programmable Frequency Divider) output at PA3 by options. Only one PFD (PFD0 or PFD1) can be applied to

Bit No.	Label	Function
0~2	—	Unused bit, read as "0"
3	T0E	Defines the TMR0 active edge of the timer/event counter: In Event Counter Mode (T0M1,T0M0)=(0,1): 1:count on falling edge; 0:count on rising edge In Pulse Width measurement mode (T0M1,T0M0)=(1,1): 1: start counting on the rising edge, stop on the falling edge; 0: start counting on the falling edge, stop on the rising edge
4	T0ON	Enable/disable timer counting (0=disabled; 1=enabled)
5	T0S	2 to 1 multiplexer control inputs which selects the timer/event counter clock source (0=RTC outputs; 1= system clock or system clock/4)
6 7	T0M0 T0M1	Defines the operating mode (T0M1, T0M0) 01= Event count mode (External clock) 10= Timer mode (Internal clock) 11= Pulse Width measurement mode (External clock) 00= Unused

**TMR0C (0EH) Register**

Bit No.	Label	Function
0~2	—	Unused bit, read as "0"
3	T1E	Defines the TMR1 active edge of the timer/event counter: In Event Counter Mode (T1M1,T1M0)=(0,1): 1:count on falling edge; 0:count on rising edge In Pulse Width measurement mode (T1M1,T1M0)=(1,1): 1: start counting on the rising edge, stop on the falling edge; 0: start counting on the falling edge, stop on the rising edge
4	T1ON	Enable/disable timer counting (0= disabled; 1= enabled)
5	T1S	2 to 1 multiplexer control inputs to select the timer/event counter clock source (0= option clock source; 1= system clock/4)
6 7	T1M0 T1M1	Defines the operating mode (T1M1, T1M0) 01= Event count mode (External clock) 10= Timer mode (Internal clock) 11= Pulse Width measurement mode (External clock) 00= Unused

**TMR1C (11H) Register**

PA3 by options. If PA3 is set as PFD output, there are two types of selections; One is PFD0 as the PFD output, the other is PFD1 as the PFD output. PFD0, PFD1 are the timer overflow signals of the Timer/Event Counter 0, Timer/Event Counter 1 respectively. No matter what the operation mode is, writing a 0 to ET0I or ET1I disables the related interrupt service. When the PFD function is selected, executing "CLR [PA].3" instruction to enable PFD output and executing "SET [PA].3" instruction to disable PFD output.

In the case of timer/event counter OFF condition, writing data to the timer/event counter preload register also reloads that data to the timer/event counter. But if the timer/event counter is turn on, data written to the timer/event counter is kept only in the timer/event counter preload register. The timer/event counter still continues its operation until an overflow occurs.

When the timer/event counter (reading TMR0/TMR1) is read, the clock is blocked to avoid errors, as this may results in a counting error. Blocking of the clock should be taken into account by the programmer.

It is strongly recommended to load a desired value into the TMR0/TMR1 register first, before turning on the related timer/event counter, for proper operation since the initial value of TMR0/TMR1 is unknown.

Due to the timer/event scheme, the programmer should pay special attention on the instruction to enable then disable the timer for the first time, whenever there is a need to use the timer/event function, to avoid unpredictable result. After this procedure, the timer/event function can be operated normally. An example is given, using one 8-bit and one 16-bit width Timer (timer 0; timer 1) cascaded into 24-bit width.

#### START:

```

mov  a, 09h  ; Set ET0I & EMI bits to
mov  intc0, a ; enable timer 0 and
              ; global interrupt

mov  a, 01h  ; Set ET1I bit to enable
mov  intc1, a ; timer 1 interrupt

mov  a, 80h  ; Set operating mode as
mov  tmr1c, a ; timer mode and select mask
              ; option clock source

mov  a, 0a0h ; Set operating mode as timer
mov  tmr0c, a ; mode and select system
              ; clock/4

set  tmr1c.4 ; Enable then disable timer 1
clr  tmr1c.4 ; for the first time

mov  a, 00h  ; Load a desired value into
mov  tmr0, a ; the TMR0/TMR1 register
mov  a, 00h  ;
mov  tmr1l, a ;
mov  tmr1h, a ;

```

```

set  tmr0c.4 ; Normal operating
set  tmr1c.4 ;

```

END

#### Input/Output Ports



There are two 8-bit bidirectional input/output ports, PA and PC and one 8-bit input port PB. PA, PB and PC are mapped to [12H], [14H] and [16H] of the RAM, respectively. PA0~PA3 can be configured as CMOS (output) or NMOS (input/output) with or without pull-high resistor by options. PA4~PA7 are always pull-high and NMOS (input/output). If NMOS (input) is chosen, Each pin on the port (PA0~PA7) can be configured as a wake-up input. PB can only be used for input operation. PC can be configured as CMOS output or NMOS input/output with or without pull-high resistor by options. All the ports for the input operation (PA, PB and PC), are non-latched, that is, the inputs should be ready at the T2 rising edge of the instruction "MOV A, [m]" (m=12H, 14H or 16H). For PA, PC output operation, all data are latched and remain unchanged until the output latch is rewritten.

When the PA and PC structures are open drain NMOS type, it should be noted that, before reading data from the pads, a "1" should be written to the related bits to disable the NMOS device. That is, executing first the instruction "SET [m].i" (i=0~7 for PA) to disable related NMOS device, and then "MOV A, [m]" to get stable data. After chip reset, these input lines remain at the high level or are left floating (by options). Each pin of these output latches can be set or cleared by the "MOV [m], A" (m=12H or 16H) instruction.

Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or to the accumulator. When a PA or PC line is used as an I/O line, the related PA or PC line options should be configured as NMOS with or without pull-high resistor. Once a PA or PC line is selected as a CMOS output, the I/O function cannot be used.

The input state of a PA or PC line is read from the related PA or PC pad. When the PA or PC is configured as NMOS with or without pull-high resistor, one should be careful when applying a read-modify-write instruction to PA or PC. Since the read-modify-write will read the entire port state (pads state) first, execute the specified instruction and then write the result to the port data register. When the read operation is executed, a fault pad state (caused by the load effect or floating state) may be read. Errors will then occur.

There are three function pins that share with the PA port: PA0/BZ, PA1/BZ and PA3/PFD.



The BZ and  $\overline{\text{BZ}}$  are buzzer driving output pair and the PFD is a programmable frequency divider output. If the user wants to use the BZ/ $\overline{\text{BZ}}$  or PFD function, the related PA port should be set as a CMOS output. The buzzer output signals are controlled by PA0 and PA1 data registers as defined in the following table.

PA1 Data Register	PA0 Data Register	PA0/PA1 Pad State
0	0	PA0=BZ, PA1= $\overline{\text{BZ}}$
1	0	PA0=BZ, PA1=0
X	1	PA0=0, PA1=0

Note: "X" stands for unused

The PFD output signal function is controlled by the PA3 data register and the timer/event counter state. The PFD output signal frequency is also dependent on the timer/event counter overflow period. The definitions of PFD control signal and PFD output frequency are listed in the following table.

Timer	Timer Preload Value	PA3 Data Register	PA3 Pad State	PFD Frequency
OFF	X	0	U	X
OFF	X	1	0	X
ON	N	0	PFD	$f_{INT}/$ [2×(256-N)]
ON	N	1	0	X

Note: "X" stands for unused


"U" stands for unknown

"256" is for TMR0. If TMR1 is used to generate PFD, the number should be "65536".

### LCD Display Memory

The device provides an area of embedded data memory for LCD display. This area is located from 40H to 68H of the RAM at Bank 1. Bank pointer (BP; located at 04H of the RAM) is the switch between the RAM and the LCD display memory. When the BP is set as "01H", any data written into 40H~68H will affect the LCD display. When the BP is cleared to "00H", any data written into 40H~68H is meant to access the general purpose data memory. The LCD display memory can be read and written to only by indirect addressing mode using MP1.

When data is written into the display data area, it is automatically read by the LCD driver which then generates the corresponding LCD driving signals. To turn the display on or off, a "1" or a "0" is written to the corresponding bit of the display memory, respectively. The figure illustrates the mapping between the display memory and LCD pattern for the device.



### LCD Driver Output

The output number of the LCD driver device can be 41×2, 41×3 or 40×4 by option (i.e., 1/2 duty, 1/3 duty or 1/4 duty). The bias type LCD driver can be "R" type or "C" type for HT49R70A-1/HT49C70-1 while the bias type LCD driver can only be "C" type for HT49C70L. If the "R" bias type is selected, no external capacitor is required. If the "C" bias type is selected, a capacitor mounted between C1 and C2 pins is needed. The LCD driver bias voltage for HT49R70A-1/HT49C70-1 can be 1/2 bias or 1/3 bias by option, while the LCD driver bias voltage for HT49C70L can only be 1/2 bias. If 1/2 bias is selected, a capacitor mounted between V2 pin and ground is required. If 1/3 bias is selected, two capacitors are needed for V1 and V2 pins.


LCD bias power supply selection for HT49R70A-1/HT49C70-1: There are two types of selections: 1/2 bias or 1/3 bias.

LCD bias type selection for HT49R70A-1/HT49C70-1: This option is to determine what kind of bias is selected, R type or C type.


### Low Voltage Reset/Detector Functions

There is a low voltage detector (LVD) and a low voltage reset circuit (LVR) implemented in the microcontroller. These two functions can be enabled/disabled by options. Once the options of LVD is enabled, the user can use the RTCC.3 to enable/disable (1/0) the LVD circuit and read the LVD detector status (0/1) from RTCC.5; otherwise, the LVD function is disabled.


#### During a reset pulse



#### Normal operation mode



#### HALT Mode




Note: "\*" Omit the COM2 signal, if the 1/2 duty LCD is used.

VA=VLCD, VB=1/2 VLCD for HT49R70A-1/HT49C70-1

VA=2V2, VB=V2, C type for HT49C70L

### LCD Driver Output (1/3 Duty, 1/2 Bias, R/C Type)



Note: 1/4 duty, 1/3 bias, C type: "VA" 3/2 VLCD, "VB" VLCD, "VC" 1/2 VLCD  
 1/4 duty, 1/3 bias, R type: "VA" VLCD, "VB" 2/3 VLCD, "VC" 1/3 VLCD  
 1/3 bias only for HT49R70A-1/HT49C70-1

#### LCD Driver Output

The LVR has the same effect or function with the external  $\overline{\text{RES}}$  signal which performs chip reset. During HALT state, LVR is disabled.

The RTCC register definitions are listed in the table on the next page.

Bit No.	Label	Read/Write	Reset	Function
0~2	RT0~RT2	R/W	111B	8 to 1 multiplexer control inputs to select the real clock prescaler output
3	LVDC*	R/W	0	LVD enable/disable (1/0)
4	QOSC	R/W	0	32768Hz OSC quick start-up oscillation 0/1: quickly/slowly start
5	LVDO*	R	0	LVD detection output (1/0) 1: low voltage detected
6, 7	—	—	—	Unused bit, read as "0"

Note: "\*" For HT49R70A-1/HT49C70-1

#### RTCC (09H) Register


## Options

The following shows the options in the device. All these options should be defined in order to ensure proper functioning system.

Options
<p>OSC type selection. This option is to determine whether an RC or crystal or 32768Hz crystal oscillator is chosen as system clock.</p>
<p>WDT Clock source selection. RTC and Time Base. There are three types of selections: system clock/4 or RTC OSC or WDT OSC.</p>
<p>WDT enable/disable selection. WDT can be enabled or disabled by options.</p>
<p>CLR WDT times selection. This option defines the method to clear the WDT by instruction. "One time" means that the "CLR WDT" can clear the WDT. "Two times" means that if both of the "CLR WDT1" and "CLR WDT2" have been executed, only then will the WDT be cleared.</p>
<p>Time Base time-out period selection. The Time Base time-out period ranges from clock/2<sup>12</sup> to clock/2<sup>15</sup>. "Clock" means the clock source selected by options.</p>
<p>Buzzer output frequency selection. There are eight types of frequency signals for buzzer output: Clock/2<sup>2</sup>~Clock/2<sup>9</sup>. "Clock" means the clock source selected by options.</p>
<p>Wake-up selection. This option defines the wake-up capability. External I/O pins (PA only) all have the capability to wake-up the chip from a HALT by a falling edge.</p>
<p>Pull-high selection. This option is to decide whether the pull-high resistance is visible or not on the PA0~PA3 and PC. (PB and PA4~PA7 are always pull-high)</p>
<p>PA0~PA3 and PC0~PC7 CMOS or NMOS selection. The structure of PA0~PA3 and PC0~PC7 can be selected as CMOS or NMOS individually. When the CMOS is selected, the related pins only can be used for output operations. When the NMOS is selected, the related pins can be used for input or output operations. (PA4~PA7 are always NMOS)</p>
<p>Clock source selection of Timer/Event Counter 0. There are two types of selections: system clock or system clock/4.</p>
<p>Clock source selection of Timer/Event Counter 1. There are three types of selections: TMR0 overflow, system clock or Time Base overflow.</p>
<p>I/O pins share with other function selections. PA0/BZ, PA1/BZ: PA0 and PA1 can be set as I/O pins or buzzer outputs. PA3/PFD: PA3 can be set as I/O pins or PFD output.</p>
<p>LCD common selection. There are three types of selections: 2 common (1/2 duty) or 3 common (1/3 duty) or 4 common (1/4 duty). If the 4 common is selected, the segment output pin "SEG40" will be set as a common output.</p>
<p>LCD bias power supply selection There are two types of selections: 1/2 bias or 1/3 bias for HT49R70A-1/HT49C70-1.</p>
<p>LCD bias type selection This option is to determine what kind of bias is selected, R type or C type for HT49R70A-1/HT49C70-1.</p>
<p>LCD driver clock selection. There are seven types of frequency signals for the LCD driver circuits: <math>f_S/2^2 \sim f_S/2^8</math>. "f<sub>S</sub>" stands for the clock source selection by options.</p>
<p>LCD ON/OFF at HALT selection</p>
<p>LVR selection. LVR has enable or disable options</p>
<p>LVD selection. LVD has enable or disable options</p>
<p>PFD selection If PA3 is set as PFD output, there are two types of selections; One is PFD0 as the PFD output, the other is PFD1 as the PFD output. PFD0, PFD1 are the timer overflow signals of the Timer/Event Counter 0, Timer/Event Counter 1 respectively.</p>

## Application Circuits

### For HT49R70A-1/HT49C70-1 Application Circuit



The following table shows the C1, C2 and R1 values corresponding to the different crystal values. (For reference only)

Crystal or Resonator	C1, C2	R1
4MHz Crystal	0pF	10kΩ
4MHz Resonator	10pF	12kΩ
3.58MHz Crystal	0pF	10kΩ
3.58MHz Resonator	25pF	10kΩ
2MHz Crystal & Resonator	25pF	10kΩ
1MHz Crystal	35pF	27kΩ
480kHz Resonator	300pF	9.1kΩ
455kHz Resonator	300pF	10kΩ
429kHz Resonator	300pF	10kΩ



The function of the resistor R1 is to ensure that the oscillator will switch off should low voltage conditions occur. Such a low voltage, as mentioned here, is one which is less than the lowest value of the MCU operating voltage. Note however that if the LVR is enabled then R1 can be removed.

**Note:** The resistance and capacitance for reset circuit should be designed in such a way as to ensure that the VDD is stable and remains within a valid operating voltage range before bringing RES to high.

\*\*\* Make the length of the wiring, which is connected to the RES pin as short as possible, to avoid noise interference.



**For HT49C70L Application Circuit**



**Note:** The resistance and capacitance for reset circuit should be designed in such a way as to ensure that the VDD is stable and remains within a valid operating voltage range before bringing RES to high.

**Instruction Set Summary**

Mnemonic	Description	Instruction Cycle	Flag Affected
<b>Arithmetic</b>			
ADD A,[m]	Add data memory to ACC	1	Z,C,AC,OV
ADDM A,[m]	Add ACC to data memory	1 <sup>(1)</sup>	Z,C,AC,OV
ADD A,x	Add immediate data to ACC	1	Z,C,AC,OV
ADC A,[m]	Add data memory to ACC with carry	1	Z,C,AC,OV
ADCM A,[m]	Add ACC to data memory with carry	1 <sup>(1)</sup>	Z,C,AC,OV
SUB A,x	Subtract immediate data from ACC	1	Z,C,AC,OV
SUB A,[m]	Subtract data memory from ACC	1	Z,C,AC,OV
SUBM A,[m]	Subtract data memory from ACC with result in data memory	1 <sup>(1)</sup>	Z,C,AC,OV
SBC A,[m]	Subtract data memory from ACC with carry	1	Z,C,AC,OV
SBCM A,[m]	Subtract data memory from ACC with carry and result in data memory	1 <sup>(1)</sup>	Z,C,AC,OV
DAA [m]	Decimal adjust ACC for addition with result in data memory	1 <sup>(1)</sup>	C
<b>Logic Operation</b>			
AND A,[m]	AND data memory to ACC	1	Z
OR A,[m]	OR data memory to ACC	1	Z
XOR A,[m]	Exclusive-OR data memory to ACC	1	Z
ANDM A,[m]	AND ACC to data memory	1 <sup>(1)</sup>	Z
ORM A,[m]	OR ACC to data memory	1 <sup>(1)</sup>	Z
XORM A,[m]	Exclusive-OR ACC to data memory	1 <sup>(1)</sup>	Z
AND A,x	AND immediate data to ACC	1	Z
OR A,x	OR immediate data to ACC	1	Z
XOR A,x	Exclusive-OR immediate data to ACC	1	Z
CPL [m]	Complement data memory	1 <sup>(1)</sup>	Z
CPLA [m]	Complement data memory with result in ACC	1	Z
<b>Increment &amp; Decrement</b>			
INCA [m]	Increment data memory with result in ACC	1	Z
INC [m]	Increment data memory	1 <sup>(1)</sup>	Z
DECA [m]	Decrement data memory with result in ACC	1	Z
DEC [m]	Decrement data memory	1 <sup>(1)</sup>	Z
<b>Rotate</b>			
RRA [m]	Rotate data memory right with result in ACC	1	None
RR [m]	Rotate data memory right	1 <sup>(1)</sup>	None
RRCA [m]	Rotate data memory right through carry with result in ACC	1	C
RRC [m]	Rotate data memory right through carry	1 <sup>(1)</sup>	C
RLA [m]	Rotate data memory left with result in ACC	1	None
RL [m]	Rotate data memory left	1 <sup>(1)</sup>	None
RLCA [m]	Rotate data memory left through carry with result in ACC	1	C
RLC [m]	Rotate data memory left through carry	1 <sup>(1)</sup>	C
<b>Data Move</b>			
MOV A,[m]	Move data memory to ACC	1	None
MOV [m],A	Move ACC to data memory	1 <sup>(1)</sup>	None
MOV A,x	Move immediate data to ACC	1	None
<b>Bit Operation</b>			
CLR [m].i	Clear bit of data memory	1 <sup>(1)</sup>	None
SET [m].i	Set bit of data memory	1 <sup>(1)</sup>	None

Mnemonic	Description	Instruction Cycle	Flag Affected
<b>Branch</b>			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 <sup>(2)</sup>	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 <sup>(2)</sup>	None
SZ [m].i	Skip if bit i of data memory is zero	1 <sup>(2)</sup>	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 <sup>(2)</sup>	None
SIZ [m]	Skip if increment data memory is zero	1 <sup>(3)</sup>	None
SDZ [m]	Skip if decrement data memory is zero	1 <sup>(3)</sup>	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 <sup>(2)</sup>	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 <sup>(2)</sup>	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
<b>Table Read</b>			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 <sup>(1)</sup>	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 <sup>(1)</sup>	None
<b>Miscellaneous</b>			
NOP	No operation	1	None
CLR [m]	Clear data memory	1 <sup>(1)</sup>	None
SET [m]	Set data memory	1 <sup>(1)</sup>	None
CLR WDT	Clear Watchdog Timer	1	TO,PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO <sup>(4)</sup> ,PDF <sup>(4)</sup>
CLR WDT2	Pre-clear Watchdog Timer	1	TO <sup>(4)</sup> ,PDF <sup>(4)</sup>
SWAP [m]	Swap nibbles of data memory	1 <sup>(1)</sup>	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PDF

Note: x: Immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

√: Flag is affected

—: Flag is not affected

(1): If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).

(2): If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.

(3): (1) and (2)

(4): The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the CLR WDT1 or CLR WDT2 instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged.

## Instruction Definition

### **ADC A,[m]**

Add data memory and carry to the accumulator

Description

The contents of the specified data memory, accumulator and the carry flag are added simultaneously, leaving the result in the accumulator.

Operation

$ACC \leftarrow ACC + [m] + C$

Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	√	√	√	√

### **ADCM A,[m]**

Add the accumulator and carry to data memory

Description

The contents of the specified data memory, accumulator and the carry flag are added simultaneously, leaving the result in the specified data memory.

Operation

$[m] \leftarrow ACC + [m] + C$

Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	√	√	√	√

### **ADD A,[m]**

Add data memory to the accumulator

Description

The contents of the specified data memory and the accumulator are added. The result is stored in the accumulator.

Operation

$ACC \leftarrow ACC + [m]$

Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	√	√	√	√

### **ADD A,x**

Add immediate data to the accumulator

Description

The contents of the accumulator and the specified data are added, leaving the result in the accumulator.

Operation

$ACC \leftarrow ACC + x$

Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	√	√	√	√

### **ADDM A,[m]**

Add the accumulator to the data memory

Description

The contents of the specified data memory and the accumulator are added. The result is stored in the data memory.

Operation

$[m] \leftarrow ACC + [m]$

Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	√	√	√	√

**AND A,[m]**

Logical AND accumulator with data memory

Description

Data in the accumulator and the specified data memory perform a bitwise logical\_AND operation. The result is stored in the accumulator.

Operation

$ACC \leftarrow ACC \text{ "AND" } [m]$

Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	—	√	—	—

**AND A,x**

Logical AND immediate data to the accumulator

Description

Data in the accumulator and the specified data perform a bitwise logical\_AND operation. The result is stored in the accumulator.

Operation

$ACC \leftarrow ACC \text{ "AND" } x$

Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	—	√	—	—

**ANDM A,[m]**

Logical AND data memory with the accumulator

Description

Data in the specified data memory and the accumulator perform a bitwise logical\_AND operation. The result is stored in the data memory.

Operation

$[m] \leftarrow ACC \text{ "AND" } [m]$

Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	—	√	—	—

**CALL addr**

Subroutine call

Description

The instruction unconditionally calls a subroutine located at the indicated address. The program counter increments once to obtain the address of the next instruction, and pushes this onto the stack. The indicated address is then loaded. Program execution continues with the instruction at this address.

Operation

$Stack \leftarrow Program\ Counter + 1$   
 $Program\ Counter \leftarrow addr$

Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	—	—	—	—

**CLR [m]**

Clear data memory

Description

The contents of the specified data memory are cleared to 0.

Operation

$[m] \leftarrow 00H$

Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	—	—	—	—

**CLR [m].i**

Clear bit of data memory

Description

The bit i of the specified data memory is cleared to 0.

Operation

$[m].i \leftarrow 0$

Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	—	—	—	—

**CLR WDT**

Clear Watchdog Timer

Description

The WDT is cleared (clears the WDT). The power down bit (PDF) and time-out bit (TO) are cleared.

Operation

WDT  $\leftarrow$  00H  
PDF and TO  $\leftarrow$  0

Affected flag(s)

TO	PDF	OV	Z	AC	C
0	0	—	—	—	—

**CLR WDT1**

Preclear Watchdog Timer

Description

Together with CLR WDT2, clears the WDT. PDF and TO are also cleared. Only execution of this instruction without the other preclear instruction just sets the indicated flag which implies this instruction has been executed and the TO and PDF flags remain unchanged.

Operation

WDT  $\leftarrow$  00H\*  
PDF and TO  $\leftarrow$  0\*

Affected flag(s)

TO	PDF	OV	Z	AC	C
0*	0*	—	—	—	—

**CLR WDT2**

Preclear Watchdog Timer

Description

Together with CLR WDT1, clears the WDT. PDF and TO are also cleared. Only execution of this instruction without the other preclear instruction, sets the indicated flag which implies this instruction has been executed and the TO and PDF flags remain unchanged.

Operation

WDT  $\leftarrow$  00H\*  
PDF and TO  $\leftarrow$  0\*

Affected flag(s)

TO	PDF	OV	Z	AC	C
0*	0*	—	—	—	—

**CPL [m]**

Complement data memory

Description

Each pin of the specified data memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice-versa.

Operation

$[m] \leftarrow \overline{[m]}$

Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	—	√	—	—

<b>CPLA [m]</b>	Complement data memory and place result in the accumulator												
Description	Each pin of the specified data memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice-versa. The complemented result is stored in the accumulator and the contents of the data memory remain unchanged.												
Operation	$ACC \leftarrow \overline{[m]}$												
Affected flag(s)	<table><tr><td>TO</td><td>PDF</td><td>OV</td><td>Z</td><td>AC</td><td>C</td></tr><tr><td>—</td><td>—</td><td>—</td><td>√</td><td>—</td><td>—</td></tr></table>	TO	PDF	OV	Z	AC	C	—	—	—	√	—	—
TO	PDF	OV	Z	AC	C								
—	—	—	√	—	—								
<b>DAA [m]</b>	Decimal-Adjust accumulator for addition												
Description	The accumulator value is adjusted to the BCD (Binary Coded Decimal) code. The accumulator is divided into two nibbles. Each nibble is adjusted to the BCD code and an internal carry (AC1) will be done if the low nibble of the accumulator is greater than 9. The BCD adjustment is done by adding 6 to the original value if the original value is greater than 9 or a carry (AC or C) is set; otherwise the original value remains unchanged. The result is stored in the data memory and only the carry flag (C) may be affected.												
Operation	If $ACC.3 \sim ACC.0 > 9$ or $AC=1$ then $[m].3 \sim [m].0 \leftarrow (ACC.3 \sim ACC.0) + 6$ , $AC1 = \overline{AC}$ else $[m].3 \sim [m].0 \leftarrow (ACC.3 \sim ACC.0)$ , $AC1 = 0$ and If $ACC.7 \sim ACC.4 + AC1 > 9$ or $C=1$ then $[m].7 \sim [m].4 \leftarrow ACC.7 \sim ACC.4 + 6 + AC1$ , $C=1$ else $[m].7 \sim [m].4 \leftarrow ACC.7 \sim ACC.4$ , $C=C$												
Affected flag(s)	<table><tr><td>TO</td><td>PDF</td><td>OV</td><td>Z</td><td>AC</td><td>C</td></tr><tr><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>√</td></tr></table>	TO	PDF	OV	Z	AC	C	—	—	—	—	—	√
TO	PDF	OV	Z	AC	C								
—	—	—	—	—	√								
<b>DEC [m]</b>	Decrement data memory												
Description	Data in the specified data memory is decremented by 1.												
Operation	$[m] \leftarrow [m] - 1$												
Affected flag(s)	<table><tr><td>TO</td><td>PDF</td><td>OV</td><td>Z</td><td>AC</td><td>C</td></tr><tr><td>—</td><td>—</td><td>—</td><td>√</td><td>—</td><td>—</td></tr></table>	TO	PDF	OV	Z	AC	C	—	—	—	√	—	—
TO	PDF	OV	Z	AC	C								
—	—	—	√	—	—								
<b>DECA [m]</b>	Decrement data memory and place result in the accumulator												
Description	Data in the specified data memory is decremented by 1, leaving the result in the accumulator. The contents of the data memory remain unchanged.												
Operation	$ACC \leftarrow [m] - 1$												
Affected flag(s)	<table><tr><td>TO</td><td>PDF</td><td>OV</td><td>Z</td><td>AC</td><td>C</td></tr><tr><td>—</td><td>—</td><td>—</td><td>√</td><td>—</td><td>—</td></tr></table>	TO	PDF	OV	Z	AC	C	—	—	—	√	—	—
TO	PDF	OV	Z	AC	C								
—	—	—	√	—	—								





**MOV A,x**

Move immediate data to the accumulator

Description

The 8-bit data specified by the code is loaded into the accumulator.

Operation

$ACC \leftarrow x$

Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	—	—	—	—

**MOV [m],A**

Move the accumulator to data memory

Description

The contents of the accumulator are copied to the specified data memory (one of the data memories).

Operation

$[m] \leftarrow ACC$

Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	—	—	—	—

**NOP**

No operation

Description

No operation is performed. Execution continues with the next instruction.

Operation

$Program\ Counter \leftarrow Program\ Counter + 1$

Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	—	—	—	—

**OR A,[m]**

Logical OR accumulator with data memory

Description

Data in the accumulator and the specified data memory (one of the data memories) perform a bitwise logical\_OR operation. The result is stored in the accumulator.

Operation

$ACC \leftarrow ACC \text{ "OR" } [m]$

Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	—	√	—	—

**OR A,x**

Logical OR immediate data to the accumulator

Description

Data in the accumulator and the specified data perform a bitwise logical\_OR operation. The result is stored in the accumulator.

Operation

$ACC \leftarrow ACC \text{ "OR" } x$

Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	—	√	—	—

**ORM A,[m]**

Logical OR data memory with the accumulator

Description

Data in the data memory (one of the data memories) and the accumulator perform a bitwise logical\_OR operation. The result is stored in the data memory.

Operation

$[m] \leftarrow ACC \text{ "OR" } [m]$

Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	—	√	—	—

**RET**

Return from subroutine

Description

The program counter is restored from the stack. This is a 2-cycle instruction.

Operation

 $\text{Program Counter} \leftarrow \text{Stack}$ 

Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	—	—	—	—

**RET A,x**

Return and place immediate data in the accumulator

Description

The program counter is restored from the stack and the accumulator loaded with the specified 8-bit immediate data.

Operation

 $\text{Program Counter} \leftarrow \text{Stack}$ 
 $\text{ACC} \leftarrow x$ 

Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	—	—	—	—

**RETI**

Return from interrupt

Description

The program counter is restored from the stack, and interrupts are enabled by setting the EMI bit. EMI is the enable master (global) interrupt bit.

Operation

 $\text{Program Counter} \leftarrow \text{Stack}$ 
 $\text{EMI} \leftarrow 1$ 

Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	—	—	—	—

**RL [m]**

Rotate data memory left

Description

The contents of the specified data memory are rotated 1 bit left with bit 7 rotated into bit 0.

Operation

 $[\text{m}].(i+1) \leftarrow [\text{m}].i; [\text{m}].i: \text{bit } i \text{ of the data memory } (i=0\sim6)$ 
 $[\text{m}].0 \leftarrow [\text{m}].7$ 

Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	—	—	—	—

**RLA [m]**

Rotate data memory left and place result in the accumulator

Description

Data in the specified data memory is rotated 1 bit left with bit 7 rotated into bit 0, leaving the rotated result in the accumulator. The contents of the data memory remain unchanged.

Operation

 $\text{ACC}.(i+1) \leftarrow [\text{m}].i; [\text{m}].i: \text{bit } i \text{ of the data memory } (i=0\sim6)$ 
 $\text{ACC}.0 \leftarrow [\text{m}].7$ 

Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	—	—	—	—

**RLC [m]**

Rotate data memory left through carry

## Description

The contents of the specified data memory and the carry flag are rotated 1 bit left. Bit 7 replaces the carry bit; the original carry flag is rotated into the bit 0 position.

## Operation

 $[m].(i+1) \leftarrow [m].i$ ;  $[m].i$ : bit  $i$  of the data memory ( $i=0\sim6$ )  
 $[m].0 \leftarrow C$   
 $C \leftarrow [m].7$ 

## Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	—	—	—	√

**RLCA [m]**

Rotate left through carry and place result in the accumulator

## Description

Data in the specified data memory and the carry flag are rotated 1 bit left. Bit 7 replaces the carry bit and the original carry flag is rotated into bit 0 position. The rotated result is stored in the accumulator but the contents of the data memory remain unchanged.

## Operation

 $ACC.(i+1) \leftarrow [m].i$ ;  $[m].i$ : bit  $i$  of the data memory ( $i=0\sim6$ )  
 $ACC.0 \leftarrow C$   
 $C \leftarrow [m].7$ 

## Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	—	—	—	√

**RR [m]**

Rotate data memory right

## Description

The contents of the specified data memory are rotated 1 bit right with bit 0 rotated to bit 7.

## Operation

 $[m].i \leftarrow [m].(i+1)$ ;  $[m].i$ : bit  $i$  of the data memory ( $i=0\sim6$ )  
 $[m].7 \leftarrow [m].0$ 

## Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	—	—	—	—

**RRA [m]**

Rotate right and place result in the accumulator

## Description

Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, leaving the rotated result in the accumulator. The contents of the data memory remain unchanged.

## Operation

 $ACC.(i) \leftarrow [m].(i+1)$ ;  $[m].i$ : bit  $i$  of the data memory ( $i=0\sim6$ )  
 $ACC.7 \leftarrow [m].0$ 

## Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	—	—	—	—

**RRC [m]**

Rotate data memory right through carry

## Description

The contents of the specified data memory and the carry flag are together rotated 1 bit right. Bit 0 replaces the carry bit; the original carry flag is rotated into the bit 7 position.

## Operation

 $[m].i \leftarrow [m].(i+1)$ ;  $[m].i$ : bit  $i$  of the data memory ( $i=0\sim6$ )  
 $[m].7 \leftarrow C$   
 $C \leftarrow [m].0$ 

## Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	—	—	—	√

<b>RRCA [m]</b>	Rotate right through carry and place result in the accumulator												
Description	Data of the specified data memory and the carry flag are rotated 1 bit right. Bit 0 replaces the carry bit and the original carry flag is rotated into the bit 7 position. The rotated result is stored in the accumulator. The contents of the data memory remain unchanged.												
Operation	$ACC.i \leftarrow [m].(i+1); [m].i: \text{bit } i \text{ of the data memory } (i=0\sim6)$ $ACC.7 \leftarrow C$ $C \leftarrow [m].0$												
Affected flag(s)	<table><tr><td>TO</td><td>PDF</td><td>OV</td><td>Z</td><td>AC</td><td>C</td></tr><tr><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>√</td></tr></table>	TO	PDF	OV	Z	AC	C	—	—	—	—	—	√
TO	PDF	OV	Z	AC	C								
—	—	—	—	—	√								
<b>SBC A,[m]</b>	Subtract data memory and carry from the accumulator												
Description	The contents of the specified data memory and the complement of the carry flag are subtracted from the accumulator, leaving the result in the accumulator.												
Operation	$ACC \leftarrow ACC + \overline{[m]} + C$												
Affected flag(s)	<table><tr><td>TO</td><td>PDF</td><td>OV</td><td>Z</td><td>AC</td><td>C</td></tr><tr><td>—</td><td>—</td><td>√</td><td>√</td><td>√</td><td>√</td></tr></table>	TO	PDF	OV	Z	AC	C	—	—	√	√	√	√
TO	PDF	OV	Z	AC	C								
—	—	√	√	√	√								
<b>SBCM A,[m]</b>	Subtract data memory and carry from the accumulator												
Description	The contents of the specified data memory and the complement of the carry flag are subtracted from the accumulator, leaving the result in the data memory.												
Operation	$[m] \leftarrow ACC + \overline{[m]} + C$												
Affected flag(s)	<table><tr><td>TO</td><td>PDF</td><td>OV</td><td>Z</td><td>AC</td><td>C</td></tr><tr><td>—</td><td>—</td><td>√</td><td>√</td><td>√</td><td>√</td></tr></table>	TO	PDF	OV	Z	AC	C	—	—	√	√	√	√
TO	PDF	OV	Z	AC	C								
—	—	√	√	√	√								
<b>SDZ [m]</b>	Skip if decrement data memory is 0												
Description	The contents of the specified data memory are decremented by 1. If the result is 0, the next instruction is skipped. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).												
Operation	Skip if $([m]-1)=0, [m] \leftarrow ([m]-1)$												
Affected flag(s)	<table><tr><td>TO</td><td>PDF</td><td>OV</td><td>Z</td><td>AC</td><td>C</td></tr><tr><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td></tr></table>	TO	PDF	OV	Z	AC	C	—	—	—	—	—	—
TO	PDF	OV	Z	AC	C								
—	—	—	—	—	—								
<b>SDZA [m]</b>	Decrement data memory and place result in ACC, skip if 0												
Description	The contents of the specified data memory are decremented by 1. If the result is 0, the next instruction is skipped. The result is stored in the accumulator but the data memory remains unchanged. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).												
Operation	Skip if $([m]-1)=0, ACC \leftarrow ([m]-1)$												
Affected flag(s)	<table><tr><td>TO</td><td>PDF</td><td>OV</td><td>Z</td><td>AC</td><td>C</td></tr><tr><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td></tr></table>	TO	PDF	OV	Z	AC	C	—	—	—	—	—	—
TO	PDF	OV	Z	AC	C								
—	—	—	—	—	—								

**SET [m]**

Set data memory

Description

Each pin of the specified data memory is set to 1.

Operation

 $[m] \leftarrow FFH$ 

Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	—	—	—	—

**SET [m]. i**

Set bit of data memory

Description

Bit i of the specified data memory is set to 1.

Operation

 $[m].i \leftarrow 1$ 

Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	—	—	—	—

**SIZ [m]**

Skip if increment data memory is 0

Description

The contents of the specified data memory are incremented by 1. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Operation

Skip if  $([m]+1)=0$ ,  $[m] \leftarrow ([m]+1)$ 

Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	—	—	—	—

**SIZA [m]**

Increment data memory and place result in ACC, skip if 0

Description

The contents of the specified data memory are incremented by 1. If the result is 0, the next instruction is skipped and the result is stored in the accumulator. The data memory remains unchanged. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Operation

Skip if  $([m]+1)=0$ ,  $ACC \leftarrow ([m]+1)$ 

Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	—	—	—	—

**SNZ [m].i**

Skip if bit i of the data memory is not 0

Description

If bit i of the specified data memory is not 0, the next instruction is skipped. If bit i of the data memory is not 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Operation

Skip if  $[m].i \neq 0$ 

Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	—	—	—	—

**SUB A,[m]**

Subtract data memory from the accumulator

Description

The specified data memory is subtracted from the contents of the accumulator, leaving the result in the accumulator.

Operation

$$ACC \leftarrow ACC + \overline{[m]} + 1$$

Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	√	√	√	√

**SUBM A,[m]**

Subtract data memory from the accumulator

Description

The specified data memory is subtracted from the contents of the accumulator, leaving the result in the data memory.

Operation

$$[m] \leftarrow ACC + \overline{[m]} + 1$$

Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	√	√	√	√

**SUB A,x**

Subtract immediate data from the accumulator

Description

The immediate data specified by the code is subtracted from the contents of the accumulator, leaving the result in the accumulator.

Operation

$$ACC \leftarrow ACC + \overline{x} + 1$$

Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	√	√	√	√

**SWAP [m]**

Swap nibbles within the data memory

Description

The low-order and high-order nibbles of the specified data memory (1 of the data memories) are interchanged.

Operation

$$[m].3 \sim [m].0 \leftrightarrow [m].7 \sim [m].4$$

Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	—	—	—	—

**SWAPA [m]**

Swap data memory and place result in the accumulator

Description

The low-order and high-order nibbles of the specified data memory are interchanged, writing the result to the accumulator. The contents of the data memory remain unchanged.

Operation

$$ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$$

$$ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$$

Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	—	—	—	—

<b>SZ [m]</b>	Skip if data memory is 0												
Description	If the contents of the specified data memory are 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).												
Operation	Skip if [m]=0												
Affected flag(s)	<table><tr><td>TO</td><td>PDF</td><td>OV</td><td>Z</td><td>AC</td><td>C</td></tr><tr><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td></tr></table>	TO	PDF	OV	Z	AC	C	—	—	—	—	—	—
TO	PDF	OV	Z	AC	C								
—	—	—	—	—	—								
<b>SZA [m]</b>	Move data memory to ACC, skip if 0												
Description	The contents of the specified data memory are copied to the accumulator. If the contents is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).												
Operation	Skip if [m]=0												
Affected flag(s)	<table><tr><td>TO</td><td>PDF</td><td>OV</td><td>Z</td><td>AC</td><td>C</td></tr><tr><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td></tr></table>	TO	PDF	OV	Z	AC	C	—	—	—	—	—	—
TO	PDF	OV	Z	AC	C								
—	—	—	—	—	—								
<b>SZ [m].i</b>	Skip if bit i of the data memory is 0												
Description	If bit i of the specified data memory is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).												
Operation	Skip if [m].i=0												
Affected flag(s)	<table><tr><td>TO</td><td>PDF</td><td>OV</td><td>Z</td><td>AC</td><td>C</td></tr><tr><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td></tr></table>	TO	PDF	OV	Z	AC	C	—	—	—	—	—	—
TO	PDF	OV	Z	AC	C								
—	—	—	—	—	—								
<b>TABRDC [m]</b>	Move the ROM code (current page) to TBLH and data memory												
Description	The low byte of ROM code (current page) addressed by the table pointer (TBLP) is moved to the specified data memory and the high byte transferred to TBLH directly.												
Operation	[m] ← ROM code (low byte) TBLH ← ROM code (high byte)												
Affected flag(s)	<table><tr><td>TO</td><td>PDF</td><td>OV</td><td>Z</td><td>AC</td><td>C</td></tr><tr><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td></tr></table>	TO	PDF	OV	Z	AC	C	—	—	—	—	—	—
TO	PDF	OV	Z	AC	C								
—	—	—	—	—	—								
<b>TABRDL [m]</b>	Move the ROM code (last page) to TBLH and data memory												
Description	The low byte of ROM code (last page) addressed by the table pointer (TBLP) is moved to the data memory and the high byte transferred to TBLH directly.												
Operation	[m] ← ROM code (low byte) TBLH ← ROM code (high byte)												
Affected flag(s)	<table><tr><td>TO</td><td>PDF</td><td>OV</td><td>Z</td><td>AC</td><td>C</td></tr><tr><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td></tr></table>	TO	PDF	OV	Z	AC	C	—	—	—	—	—	—
TO	PDF	OV	Z	AC	C								
—	—	—	—	—	—								

**XOR A,[m]**

Logical XOR accumulator with data memory

Description

Data in the accumulator and the indicated data memory perform a bitwise logical Exclusive\_OR operation and the result is stored in the accumulator.

Operation

$ACC \leftarrow ACC \text{ "XOR" } [m]$

Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	—	√	—	—

**XORM A,[m]**

Logical XOR data memory with the accumulator

Description

Data in the indicated data memory and the accumulator perform a bitwise logical Exclusive\_OR operation. The result is stored in the data memory. The 0 flag is affected.

Operation

$[m] \leftarrow ACC \text{ "XOR" } [m]$

Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	—	√	—	—

**XOR A,x**

Logical XOR immediate data to the accumulator

Description

Data in the accumulator and the specified data perform a bitwise logical Exclusive\_OR operation. The result is stored in the accumulator. The 0 flag is affected.


Operation

$ACC \leftarrow ACC \text{ "XOR" } x$

Affected flag(s)

TO	PDF	OV	Z	AC	C
—	—	—	√	—	—



**Package Information**
**100-pin QFP (14×20) Outline Dimensions**


Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	18.50	—	19.20
B	13.90	—	14.10
C	24.50	—	25.20
D	19.90	—	20.10
E	—	0.65	—
F	—	0.30	—
G	2.50	—	3.10
H	—	—	3.40
I	—	0.10	—
J	1	—	1.40
K	0.10	—	0.20
$\alpha$	0°	—	7°

**Holtek Semiconductor Inc. (Headquarters)**

No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan  
Tel: 886-3-563-1999  
Fax: 886-3-563-1189  
<http://www.holtek.com.tw>

**Holtek Semiconductor Inc. (Taipei Sales Office)**

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan  
Tel: 886-2-2655-7070  
Fax: 886-2-2655-7373  
Fax: 886-2-2655-7383 (International sales hotline)

**Holtek Semiconductor Inc. (Shanghai Sales Office)**

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233  
Tel: 021-6485-5560  
Fax: 021-6485-0313  
<http://www.holtek.com.cn>

**Holtek Semiconductor Inc. (Shenzhen Sales Office)**

43F, SEG Plaza, Shen Nan Zhong Road, Shenzhen, China 518031  
Tel: 0755-8346-5589  
Fax: 0755-8346-5590  
ISDN: 0755-8346-5591

**Holtek Semiconductor Inc. (Beijing Sales Office)**

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031  
Tel: 010-6641-0030, 6641-7751, 6641-7752  
Fax: 010-6641-0125

**Holmate Semiconductor, Inc. (North America Sales Office)**

46712 Fremont Blvd., Fremont, CA 94538  
Tel: 510-252-9880  
Fax: 510-252-9885  
<http://www.holmate.com>

Copyright © 2006 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at <http://www.holtek.com.tw>.