
SCBS070D - JULY 1991 - REVISED JULY 1994


- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce)
  1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- High-Drive Outputs (-32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)
- Package Options Include Plastic Small-Outline ((DW)) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs

### description


These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers.

Output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input selects real-time data, and a high input selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'ABT652.





## SN54ABT652...FK PACKAGE (TOP VIEW)



NC - No internal connection

Data on the A or B data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs regardless of the select- or enable-control pins. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. When all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.

To ensure the high-impedance state during power up or power down,  $\overline{\text{OEBA}}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver (B to A). OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver (A to B).

The SN74ABT652 is available in Tl's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

EPIC-IIB is a trademark of Texas Instruments Incorporated

SCBS070D - JULY 1991 - REVISED JULY 1994

### description (continued)

The SN54ABT652 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ABT652 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

### **FUNCTION TABLE**

|      |      | INPU       | гs         |     |                | DATA                     | \ I/O†                   | ODED ATION OD EUNOTION                            |
|------|------|------------|------------|-----|----------------|--------------------------|--------------------------|---|
| OEAB | OEBA | CLKAB      | CLKBA      | SAB | SBA            | A1 THRU A8               | B1 THRU B8               | OPERATION OR FUNCTION                             |
| L    | Н    | H or L     | H or L     | Х   | Х              | Input                    | Input                    | Isolation   |
| L    | Н    | $\uparrow$ | $\uparrow$ | X   | X              | Input                    | Input                    | Store A and B data                                |
| X    | Н    | $\uparrow$ | H or L     | X   | X              | Input                    | Unspecified <sup>‡</sup> | Store A, hold B                                   |
| Н    | Н    | $\uparrow$ | $\uparrow$ | X‡  | X              | Input                    | Output                   | Store A in both registers                         |
| L    | X    | H or L     | $\uparrow$ | X   | X              | Unspecified <sup>‡</sup> | Input                    | Hold A, store B                                   |
| L    | L    | $\uparrow$ | $\uparrow$ | X   | X <sup>‡</sup> | Output                   | Input                    | Store B in both registers                         |
| L    | L    | Χ          | Χ          | X   | L              | Output                   | Input                    | Real-time B data to A bus                         |
| L    | L    | Χ          | H or L     | X   | Н              | Output                   | Input                    | Stored B data to A bus                            |
| Н    | Н    | Χ          | Χ          | L   | X              | Input                    | Output                   | Real-time A data to B bus                         |
| Н    | Н    | H or L     | Χ          | Н   | X              | Input                    | Output                   | Stored A data to B bus                            |
| Н    | L    | H or L     | H or L     | Н   | Н              | Output                   | Output                   | Stored A data to B bus and stored B data to A bus |

<sup>†</sup> The data output functions may be enabled or disabled by a variety of level combinations at the OEAB or OEBA inputs. Data input functions are always enabled; i.e., data at the bus pins is stored on every low-to-high transition on the clock inputs.

<sup>‡</sup> Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered in order to load both registers.

SCBS070D - JULY 1991 - REVISED JULY 1994





Figure 1. Bus-Management Functions

Pin numbers shown are for the DB, DW, JT, and NT packages.



SCBS070D - JULY 1991 - REVISED JULY 1994


### logic symbol†



 $<sup>\</sup>dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, and NT packages.



## logic diagram (positive logic)



Pin numbers shown are for the DB, DW, JT, and NT packages.

SCBS070D - JULY 1991 - REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage range, V <sub>CC</sub>  | 0.5 V to 7 V   |
|--|----------------|
| Input voltage range, V <sub>I</sub> (except I/O ports) (see Note 1)                        | 0.5 V to 7 V   |
| Voltage range applied to any output in the high state or power-off state, V <sub>O</sub>   | 0.5 V to 5.5 V |
| Current into any output in the low state, IO: SN54ABT652                                   | 96 mA          |
| SN74ABT652   | 128 mA         |
| Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)                                  | –18 mA         |
| Output clamp current, $I_{OK}$ ( $V_O < 0$ )   | –50 mA         |
| Maximum power dissipation at T <sub>A</sub> = 55°C (in still air) (see Note 2): DB package | 0.65 W         |
| DW package   | 1.7 W          |
| NT package   |                |
| Storage temperature range  | 65°C to 150°C  |

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the NT package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

### recommended operating conditions (see Note 3)

|                 |                                    | SN54ABT652 |     | SN74A | BT652 |      |
|-----------------|------------------------------------|------------|-----|-------|-------|------|
|                 |                                    | MIN        | MAX | MIN   | MAX   | UNIT |
| Vcc             | Supply voltage                     | 4.5        | 5.5 | 4.5   | 5.5   | V    |
| VIH             | High-level input voltage           | 2          | N.  | 2     |       | V    |
| VIL             | Low-level input voltage            |            | 0.8 |       | 0.8   | V    |
| VI              | Input voltage                      | 0 4        | Vcc | 0     | VCC   | V    |
| lOH             | High-level output current          | ,<br>O     | -24 |       | -32   | mA   |
| l <sub>OL</sub> | Low-level output current           | 20         | 48  |       | 64    | mA   |
| Δt/Δν           | Input transition rise or fall rate | 750<br>100 | 5   |       | 5     | ns/V |
| TA              | Operating free-air temperature     | -55        | 125 | -40   | 85    | °C   |

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

SCBS070D - JULY 1991 - REVISED JULY 1994

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

|                    |  | Т                           | A = 25°C         | ;   | SN54A | BT652 | SN74A | BT652 |      |      |    |
|--------------------|--|-----------------------------|------------------|-----|-------|-------|-------|-------|------|------|----|
| PARAMETER          | TE   | MIN                         | TYP†             | MAX | MIN   | MAX   | MIN   | MAX   | UNIT |      |    |
| VIK                | $V_{CC} = 4.5 \text{ V},$                                    |                             |                  |     | -1.2  |       | -1.2  |       | -1.2 | V    |    |
|                    | $V_{CC} = 4.5 \text{ V},$                                    | IOH = -3  mA                |                  | 2.5 |       |       | 2.5   |       | 2.5  |      |    |
| .,                 | V <sub>C</sub> C = 5 V,                                      | IOH = -3  mA                |                  | 3   |       |       | 3     |       | 3    |      | V  |
| VOH                | V 45V  | I <sub>OH</sub> = -24 mA    |                  | 2   |       |       | 2     |       |      |      | V  |
|                    | V <sub>CC</sub> = 4.5 V                                      | $I_{OH} = -32 \text{ mA}$   |                  | 2*  |       |       |       |       | 2    |      |    |
| .,                 | V 45V  | $I_{OL} = 48 \text{ mA}$    |                  |     |       | 0.55  |       | 0.55  |      |      | ., |
| VOL                | V <sub>CC</sub> = 4.5 V                                      | I <sub>OL</sub> = 64 mA     |                  |     |       | 0.55* |       | 2     |      | 0.55 | V  |
|                    | $V_{CC} = 5.5 \text{ V},$                                    |                             | Control inputs   |     |       | ±1    |       | ±1    |      | ±1   |    |
| l <sub>l</sub>     | $V_I = V_{CC}$ or GND  |                             | A or B ports     |     |       | ±100  |       | ±100  |      | ±100 | μΑ |
| lozh <sup>‡</sup>  | V <sub>CC</sub> = 5.5 V,                                     | V <sub>O</sub> = 2.7 V      |                  |     |       | 50    |       | 50    |      | 50   | μΑ |
| lozL <sup>‡</sup>  | $V_{CC} = 5.5 \text{ V},$                                    | V <sub>O</sub> = 0.5 V      |                  |     |       | -50   | 032   | -50   |      | -50  | μΑ |
| l <sub>off</sub>   | $V_{CC} = 0$ ,   | $V_I$ or $V_O \le 4.5$      | V                |     |       | ±100  | 200   |       |      | ±100 | μΑ |
| ICEX               | V <sub>CC</sub> = 5.5 V,                                     | V <sub>O</sub> = 5.5 V      | Outputs high     |     |       | 50    | Q     | 50    |      | 50   | μΑ |
| IO§                | $V_{CC} = 5.5 \text{ V},$                                    | V <sub>O</sub> = 2.5 V      |                  | -50 | -100  | -180  | -50   | -180  | -50  | -180 | mA |
|                    |  | _                           | Outputs high     |     |       | 250   |       | 250   |      | 250  | μΑ |
| <sup>l</sup> cc    | $V_{CC} = 5.5 \text{ V},$<br>$V_{I} = V_{CC} \text{ or GND}$ | $I_{O} = 0,$                | Outputs low      |     |       | 30    |       | 30    |      | 30   | mA |
|                    | Al = ACC or GIAD   |                             | Outputs disabled |     |       | 250   |       | 250   |      | 250  | μΑ |
| ΔI <sub>CC</sub> ¶ | V <sub>CC</sub> = 5.5 V,<br>Other inputs at V <sub>C</sub>   | One input at 3.<br>C or GND | 4 V,             |     |       | 1.5   |       | 1.5   |      | 1.5  | mA |
| Ci                 | V <sub>I</sub> = 2.5 V or 0.5 V                              |                             | Control inputs   |     | 7     |       |       |       |      |      | pF |
| C <sub>io</sub>    | V <sub>O</sub> = 2.5 V or 0.5 \                              | /                           | A or B ports     |     | 12    |       |       |       |      |      | pF |

<sup>\*</sup> On products compliant to MIL-STD-883, Class B, this parameter does not apply.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

|                 |  | V <sub>CC</sub> | = 5 V,<br>25°C | SN54A | BT652  | SN74A | BT652 | UNIT |
|-----------------|--|-----------------|----------------|-------|--------|-------|-------|------|
|                 |  | MIN             | MAX            | MIN   | MAX    | MIN   | MAX   |      |
| fclock          | Clock frequency                            | 0               | 125            | 0     | 125    | 0     | 125   | MHz  |
| t <sub>W</sub>  | Pulse duration, CLK high or low            | 4               |                | 4     | IL III | 4     |       | ns   |
| t <sub>su</sub> | Setup time, A or B before CLKAB↑ or CLKBA↑ | 3.5             |                | 3.5   |        | 3.5   |       | ns   |
| t <sub>h</sub>  | Hold time, A or B after CLKAB↑ or CLKBA↑   | 0               |                | 0     |        | 0     |       | ns   |

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ .

<sup>&</sup>lt;sup>‡</sup>The parameters IOZH and IOZL include the input leakage current.

<sup>§</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

<sup>¶</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.


SCBS070D - JULY 1991 - REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L$  = 50 pF (unless otherwise noted) (see Figure 2)

| PARAMETER        | FROM            | TO       |     | CC = 5 V<br>A = 25°C |     | SN54A | BT652 | SN74A | BT652 | UNIT |
|------------------|-----------------|----------|-----|----------------------|-----|-------|-------|-------|-------|------|
|                  | (INPUT)         | (OUTPUT) | MIN | TYP                  | MIN | MIN   | MAX   | MIN   | MAX   |      |
| f <sub>max</sub> |                 |          | 125 | 200                  |     | 125   |       | 125   |       | MHz  |
| <sup>t</sup> PLH | CLK             | D or A   | 2.2 | 5.3                  | 6.8 | 2.2   | 8.2   | 2.2   | 7.8   | 20   |
| t <sub>PHL</sub> | CLK             | B or A   | 1.7 | 5.9                  | 7.4 | 1.7   | 8.8   | 1.7   | 8.4   | ns   |
| t <sub>PLH</sub> | A or B          | B or A   | 1.5 | 4.4                  | 5.7 | 1.5   | 7     | 1.5   | 6.7   | 20   |
| <sup>t</sup> PHL | AOIB            | BOIA     | 1.5 | 4.4                  | 5.7 | 1.5   | 7     | 1.5   | 6.7   | ns   |
| <sup>t</sup> PLH | SAB or SBA†     | B or A   | 1.5 | 4.6                  | 5.9 | 1.5   | 7.4   | 1.5   | 6.9   | 20   |
| <sup>t</sup> PHL | SAB OF SBAT     | BOLA     | 1.5 | 5.4                  | 6.7 | 1.5   | 8     | 1.5   | 7.7   | ns   |
| <sup>t</sup> PZH | <del>OEBA</del> | ^        | 1.3 | 3.3                  | 4.6 | 1.3   | 6     | 1.3   | 5.8   | 20   |
| t <sub>PZL</sub> | OEBA            | А        | 2.5 | 4.5                  | 6.8 | 2.5   | 8.9   | 2.5   | 8.5   | ns   |
| <sup>t</sup> PHZ | <del>OEBA</del> | А        | 1.5 | 6.2                  | 7.7 | 0.5   | 8.3   | 1.5   | 8.2   | ns   |
| tPLZ             | OEBA            | A        | 1.5 | 5                    | 6.3 | 1.5   | 7.1   | 1.5   | 6.8   | 115  |
| <sup>t</sup> PZH | OEAB            | P        | 1.8 | 3.8                  | 6.1 | 1.8   | 6.9   | 1.8   | 6.5   | 20   |
| tPZL             | UEAD            | В        | 2.9 | 4.9                  | 6.5 | 2.9   | 7.6   | 2.9   | 7.4   | ns   |
| <sup>t</sup> PHZ | OEAB            | В        | 1.5 | 4.5                  | 5.7 | 1.5   | 7.1   | 1.5   | 6.9   | ns   |
| t <sub>PLZ</sub> | OLAB            | , b      | 1.5 | 4.1                  | 5.3 | 1.5   | 6.6   | 1.5   | 6.2   | 110  |

<sup>†</sup> These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.


Figure 2. Load Circuit and Voltage Waveforms

## PACKAGE MATERIALS INFORMATION

14-Jul-2012 www.ti.com


### TAPE AND REEL INFORMATION

### **REEL DIMENSIONS**





### **TAPE DIMENSIONS**




| A0 | Dimension designed to accommodate the component width     |
|----|---|
| В0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

### TAPE AND REEL INFORMATION

\*All dimensions are nominal

| Device        | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|---------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74ABT652DWR | SOIC            | DW                 | 24 | 2000 | 330.0                    | 24.4                     | 10.75      | 15.7       | 2.7        | 12.0       | 24.0      | Q1               |

www.ti.com 14-Jul-2012



#### \*All dimensions are nominal

| Device        | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74ABT652DWR | SOIC         | DW              | 24   | 2000 | 367.0       | 367.0      | 45.0        |

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

| Applications |
|--------------|

**Products** Audio www.ti.com/audio **Amplifiers** amplifier.ti.com **Data Converters** dataconverter.ti.com **DLP® Products** www.dlp.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com

www.ti-rfid.com **OMAP Mobile Processors** www.ti.com/omap

Wireless Connectivity www.ti.com/wirelessconnectivity Automotive and Transportation www.ti.com/automotive www.ti.com/communications Communications and Telecom Computers and Peripherals www.ti.com/computers Consumer Electronics www.ti.com/consumer-apps **Energy and Lighting** www.ti.com/energy Industrial www.ti.com/industrial Medical www.ti.com/medical Security www.ti.com/security

Space, Avionics and Defense www.ti.com/space-avionics-defense Video and Imaging www.ti.com/video

e2e.ti.com

**TI E2E Community**