

April 1997

250MHz Video Buffer

Features

- Differential Phase Error..... 0.02 Degrees
- Differential Gain Error 0.03%
- High Slew Rate..... 1100V/ μ s
- Wide Bandwidth (Small Signal) 250MHz
- Wide Power Bandwidth DC to 17.5MHz
- Fast Rise Time 3ns
- High Output Drive ± 10 V With 100 Ω Load
- Wide Power Supply Range ± 5 V to ± 16 V
- Replace Costly Hybrids

Applications

- Video Buffer
- High Frequency Buffer
- Isolation Buffer
- High Speed Line Driver
- Impedance Matching
- Current Boosters
- High Speed A/D Input Buffers
- Related Literature
 - AN548, Designer's Guide for HA-5033

Description




The HA-5033 is a unity gain monolithic IC designed for any application requiring a fast, wideband buffer. Featuring a bandwidth of 250MHz and outstanding differential phase/gain characteristics, this high performance voltage follower is an excellent choice for video circuit design. Other features, which include a minimum slew rate of 1000V/ μ s and high output drive capability, make the HA-5033 applicable for line driver and high speed data conversion circuits.

The high performance of this product is a result of the Harris Dielectric Isolation process. A major feature of this process is that it produces both PNP and NPN high frequency transistors which makes wide bandwidth designs, such as the HA-5033, practical. Alternative process methods typically produce a lower AC performance.

Ordering Information

PART NUMBER (BRAND)	TEMP. RANGE ($^{\circ}$ C)	PACKAGE	PKG. NO.
HA2-5033-2	-55 to 125	12 Pin Metal Can	T12.C
HA2-5033-5	0 to 75	12 Pin Metal Can	T12.C
HA3-5033-5	0 to 75	8 Ld PDIP	E8.3
HA4P5033-5	0 to 75	20 Ld PLCC	N20.35
HA9P5033-5 (H50335)	0 to 60 (Note 3)	8 Ld PSOP	M8.15A

Pinouts



HA-5033

Absolute Maximum Ratings

Voltage Between V+ and V- Pins 40V
 DC Input Voltage V+ to V-
 Output Current (Peak) (50ms On/1 Second Off) $\pm 200\text{mA}$
 ESD Rating
 Human Body Model (Per MIL-STD-883 Method 3015.7) .. 2000V

Operating Conditions

Temperature Ranges
 HA-5033-2 -55°C to 125°C
 HA-5033-5 (Note 3) 0°C to 75°C
 HA9P5033-5 (Notes 1, 3) -40°C to 60°C

Thermal Information

Thermal Resistance (Typical, Note 2) θ_{JA} ($^{\circ}\text{C}/\text{W}$) θ_{JC} ($^{\circ}\text{C}/\text{W}$)
 Metal Can Package 65 34
 PDIP Package 96 N/A
 PSOP Package (Note 4) 129 N/A
 PLCC Package 80 N/A
 Maximum Junction Temperature (Note 1) 175°C
 Maximum Junction Temperature (Plastic Packages) 150°C
 Maximum Storage Temperature Range -65°C to 150°C
 Maximum Lead Temperature (Soldering 10s) 300°C
 (PSOP and PLCC - Lead Tips Only)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

1. Maximum power dissipation, including load conditions, must be designed to maintain the maximum junction temperature below 175°C for the metal can package, and below 150°C for the plastic packages (See Figure 5.).
2. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.
3. Maximum operating temperature in the PSOP package is limited to 60°C , for $V_{\text{SUPPLY}} = \pm 12\text{V}$ to prevent the junction temperature from exceeding 150°C . The maximum operating temperature may have to be derated further, depending on the output load condition. The operating temperature may be increased if the HA9P5033 is operated at lower V_{SUPPLY} . For example, the quiescent operating temperature may be increased to 75°C by operating at $V_{\text{SUPPLY}} \leq \pm 9.7\text{V}$. See Figure 5 for more information.
4. Direct attach of the PSOP copper slug to copper area on the PCB can reduce the θ_{JA} value to $<100^{\circ}\text{C}/\text{W}$. Consult the Harris Application Group for more information.

Electrical Specifications $V_{\text{SUPPLY}} = \pm 12\text{V}$, $R_S = 50\Omega$, $R_L = 100\Omega$, $C_L = 10\text{pF}$, Unless Otherwise Specified





PARAMETER	TEST CONDITIONS	TEMP. (°C)	HA-5033-2			HA-5033-5			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
INPUT CHARACTERISTICS									
Offset Voltage		25	-	5	15	-	5	15	mV
		Full	-	6	25	-	6	25	mV
Average Offset Voltage Drift		Full	-	33	-	-	33	-	μV/°C
Bias Current		25	-	20	35	-	20	35	μA
		Full	-	30	50	-	30	50	μA
Input Resistance		25	-	3	-	-	3	-	MΩ
Input Capacitance		25	-	1.6	-	-	1.6	-	pF
Input Noise Voltage	10Hz to 100MHz	25	-	20	-	-	20	-	μV _{P-P}
TRANSFER CHARACTERISTICS									
Voltage Gain	R _L = 100Ω	25	0.93	-	-	0.93	-	-	V/V
	R _L = 1kΩ	25	0.93	0.99	-	0.93	0.99	-	V/V
	R _L = 100Ω	Full	0.92	-	-	0.92	-	-	V/V
-3dB Bandwidth		25	-	250	-	-	250	-	MHz
OUTPUT CHARACTERISTICS									
Output Voltage Swing	R _L = 100Ω	Full	±8	±10	-	±8	±10	-	V
	R _L = 1kΩ, V _S = ±15V	Full	±11	±12	-	±11	±12	-	V
Output Current		25	±80	±100	-	±80	±100	-	mA
Output Resistance		25	-	8	-	-	8	-	Ω
Full Power Bandwidth	V _{OUT} = 1V _{RMS} , R _L = 1kΩ	25	-	146	-	-	146	-	MHz
Full Power Bandwidth (Note 5)		25	15.9	17.5	-	15.9	17.5	-	MHz
TRANSIENT RESPONSE									
Rise Time	V _{OUT} = 500mV	25	-	4.6	-	-	4.6	-	ns
Propagation Delay		25	-	1	-	-	1	-	ns
Overshoot		25	-	3	-	-	3	-	%
Slew Rate (Note 5)		25	1	1.1	-	1	1.1	-	V/ns
Settling Time to 0.1%		25	-	50	-	-	50	-	ns

Electrical Specifications $V_{\text{SUPPLY}} = \pm 12\text{V}$, $R_S = 50\Omega$, $R_L = 100\Omega$, $C_L = 10\text{pF}$, Unless Otherwise Specified **(Continued)**



PARAMETER	TEST CONDITIONS	TEMP. (°C)	HA-5033-2			HA-5033-5			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
Differential Phase Error (Note 6)		25	-	0.02	-	-	0.02	-	Degree
Differential Gain Error (Note 6)		25	-	0.03	-	-	0.03	-	%
POWER SUPPLY CHARACTERISTICS									
Supply Current		25	-	21	25	-	21	25	mA
		Full	-	21	30	-	21	30	mA
Power Supply Rejection Ratio		Full	54	-	-	54	-	-	dB
Harmonic Distortion	$V_{\text{IN}} = 1V_{\text{RMS}}$ at 100kHz	25	-	<0.1	-	-	<0.1	-	%


NOTES:

5. $V_{\text{SUPPLY}} = \pm 15\text{V}$, $V_{\text{OUT}} = \pm 10\text{V}$, $R_L = 1\text{k}\Omega$.
6. Differential gain and phase error are nonlinear signal distortions found in video systems and are defined as follows: Differential gain error is defined as the change in amplitude at the color subcarrier frequency as the picture signal is varied from blanking to white level. Differential phase error is defined as the change in the phase of the color subcarrier as the picture signal is varied from blanking to white level. $R_L = 300\Omega$.

Test Circuits and Waveforms**FIGURE 1. SLEW RATE AND SETTLING TIME****FIGURE 2. TRANSIENT RESPONSE****FIGURE 3. SETTLING TIME**


NOTE: Measured on both positive and negative transitions.

FIGURE 4. RISE TIME $T_A = 25^\circ\text{C}$, $R_S = 50\Omega$, $R_L = 100\Omega$ **+10V RESPONSE** $T_A = 25^\circ\text{C}$, $R_S = 50\Omega$, $R_L = 1\text{k}\Omega$ **+10V RESPONSE**

Test Circuits and Waveforms (Continued)

$T_A = 25^\circ\text{C}$, $R_S = 50\Omega$, $R_L = 100\Omega$

PULSE RESPONSE

Schematic Diagram**Application Information****Layout Considerations**

The wide bandwidth of the HA-5033 necessitates that high frequency circuit layout procedures be followed. Failure to follow these guidelines can result in marginal performance.

Probably the most crucial of the RF/video layout rules is the use of a ground plane. A ground plane provides isolation and minimizes distributed circuit capacitance and inductance which will degrade high frequency performance. This ground plane shielding can also incorporate the metal case of the HA-5033 since pin #2 is internally tied to the package. This feature allows the user to make metal to metal contact between the ground plane and the package, which extends shielding, provides additional heat sinking and eliminates the use of a socket, IC sockets contribute inter-lead capacitance which limits device bandwidth and should be avoided.

For the PDIP, pin 6 can be tied to either supply, grounded, or simply not used. But to optimize device performance and improve isolation, it is recommended that this pin be grounded.

Other considerations are proper power supply bypassing and keeping the input and output connections as short as possible which minimizes distributed capacitance and reduces board space.

Power Supply Decoupling

For optimum device performance, it is recommended that the positive and negative power supplies be bypassed with capacitors to ground. Ceramic capacitors ranging in value from $0.01\mu\text{F}$ to $0.1\mu\text{F}$ will minimize high frequency variations in supply voltage. Solid tantalum capacitors $1\mu\text{F}$ or larger will optimize low frequency performance.

It is also recommended that the bypass capacitors be connected close to the HA-5033 (preferably directly to the supply pins).




FIGURE 5. FREE AIR POWER DISSIPATION

Typical Applications (Also see Application Note AN548)




FIGURE 6. VIDEO COAXIAL LINE DRIVER 50Ω SYSTEM






FIGURE 7. VIDEO GAIN BLOCK



$T_A = 25^\circ\text{C}$, $R_S = 50\Omega$, $R_M = R_L = 50\Omega$

$$V_O = V_{IN} \left[\frac{R_L}{R_L + R_M} \right] = \left[\frac{1}{2} \right] V_{IN}$$

POSITIVE PULSE RESPONSE



$T_A = 25^\circ\text{C}$, $R_S = 50\Omega$, $R_M = R_L = 50\Omega$

$$V_O = V_{IN} \left[\frac{R_L}{R_L + R_M} \right] = \left[\frac{1}{2} \right] V_{IN}$$

NEGATIVE PULSE RESPONSE

Typical Performance Curves




FIGURE 8. INPUT OFFSET VOLTAGE vs TEMPERATURE




FIGURE 9. INPUT BIAS CURRENT vs TEMPERATURE




FIGURE 10. SUPPLY CURRENT vs TEMPERATURE




FIGURE 11. SLEW RATE vs TEMPERATURE




FIGURE 12. SLEW RATE vs LOAD CAPACITANCE




FIGURE 13. SLEW RATE vs LOAD CAPACITANCE

Typical Performance Curves (Continued)




FIGURE 14. GAIN ERROR vs INPUT VOLTAGE




FIGURE 15. GAIN ERROR vs INPUT VOLTAGE




FIGURE 16. GAIN ERROR vs TEMPERATURE



FIGURE 17. $V_{IN} - V_{OUT}$ vs I_{OUT} 

FIGURE 18. Y - PARAMETERS PHASE vs FREQUENCY




FIGURE 19. Y - PARAMETER MAGNITUDE vs FREQUENCY


Typical Performance Curves (Continued)

FIGURE 20. POWER SUPPLY REJECTION RATIO vs FREQUENCY




FIGURE 21. TOTAL HARMONIC DISTORTION vs FREQUENCY




FIGURE 22. TOTAL HARMONIC DISTORTION vs INPUT VOLTAGE




FIGURE 23. OUTPUT VOLTAGE SWING vs LOAD RESISTANCE




FIGURE 24. OUTPUT SWING vs FREQUENCY (NOTE)




FIGURE 25. OUTPUT SWING vs FREQUENCY (NOTE)

NOTE:

This curve was obtained by noting the output voltage necessary to produce an observable distortion for a given frequency. If higher distortion is acceptable, then a higher output voltage for a given frequency can be obtained. However, operating the HA-5033 with increased distortion (to the right of curve shown), will also be accompanied by an increase in supply current. The resulting increase in chip temperature must be considered and heat sinking will be necessary to prevent thermal runaway. This characteristic is the result of the output transistor operation. If the signal amplitude or signal frequency or both are increased beyond the curve shown, the NPN, PNP output transistors will approach a condition of being simultaneously on. Under this condition, thermal runaway can occur.

Die Characteristics

HA-5033

DIE DIMENSIONS:

51 mils x 67 mils x 19 mils
1300 μ m x 1700 μ m x 483 μ m

METALLIZATION:

Type: Al, 1% Cu
Thickness: 16k \AA \pm 2k \AA

PASSIVATION:

Type: Nitride (Si_3N_4) over Silox (SiO_2 , 5% Phos.)
Silox Thickness: 12k \AA \pm 2k \AA
Nitride Thickness: 3.5k \AA \pm 1.5k \AA

SUBSTRATE POTENTIAL (Powered Up):

Unbiased

TRANSISTOR COUNT:


20


PROCESS:

Bipolar Dielectric Isolation

Metallization Mask Layout

HA-5033




Dual-In-Line Plastic Packages (PDIP)**NOTES:**

1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
6. E and e_A are measured with the leads constrained to be perpendicular to datum -C-.
7. e_B and e_C are measured at the lead tips with the leads unconstrained. e_C must be zero or greater.
8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
9. N is the maximum number of terminal positions.
10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).

**E8.3 (JEDEC MS-001-BA ISSUE D)
8 LEAD DUAL-IN-LINE PLASTIC PACKAGE**

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.210	-	5.33	4
A1	0.015	-	0.39	-	4
A2	0.115	0.195	2.93	4.95	-
B	0.014	0.022	0.356	0.558	-
B1	0.045	0.070	1.15	1.77	8, 10
C	0.008	0.014	0.204	0.355	-
D	0.355	0.400	9.01	10.16	5
D1	0.005	-	0.13	-	5
E	0.300	0.325	7.62	8.25	6
E1	0.240	0.280	6.10	7.11	5
e	0.100 BSC		2.54 BSC		-
e _A	0.300 BSC		7.62 BSC		6
e _B	-	0.430	-	10.92	7
L	0.115	0.150	2.93	3.81	4
N	8		8		9

Rev. 0 12/93

Plastic Leaded Chip Carrier Packages (PLCC)
N20.35 (JEDEC MS-018AA ISSUE A)
20 LEAD PLASTIC LEADED CHIP CARRIER PACKAGE


SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.165	0.180	4.20	4.57	-
A1	0.090	0.120	2.29	3.04	-
D	0.385	0.395	9.78	10.03	-
D1	0.350	0.356	8.89	9.04	3
D2	0.141	0.169	3.59	4.29	4, 5
E	0.385	0.395	9.78	10.03	-
E1	0.350	0.356	8.89	9.04	3
E2	0.141	0.169	3.59	4.29	4, 5
N	20		20		6

Rev. 1 3/95


NOTES:

1. Controlling dimension: INCH. Converted millimeter dimensions are not necessarily exact.
2. Dimensions and tolerancing per ANSI Y14.5M-1982.
3. Dimensions D1 and E1 do not include mold protrusions. Allowable mold protrusion is 0.010 inch (0.25mm) per side.
4. To be measured at seating plane [-C-] contact point.
5. Centerline to be determined where center leads exit plastic body.
6. "N" is the number of terminal positions.

Power Small Outline Plastic Packages (PSOP)



BOTTOM VIEW



POWER SOP PACKAGE
(HEAT SLUG SURFACE IS
ELECTRICALLY FLOATING)

M8.15A


8 LEAD POWER SMALL OUTLINE PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.0532	0.0688	1.35	1.75	-
A1	0.0040	0.0098	0.10	0.25	-
B	0.0130	0.0200	0.33	0.51	9
C	0.0075	0.0098	0.19	0.25	-
D	0.1890	0.1968	4.80	5.00	3
D1	0.107	0.123	2.72	3.12	10
E	0.1497	0.1574	3.80	4.00	4
E1	0.071	0.087	1.80	2.21	10
e	0.050 BSC		1.27 BSC		-
H	0.2284	0.2440	5.80	6.20	-
h	0.0099	0.0196	0.25	0.50	5
L	0.016	0.050	0.40	1.27	6
N	8		8		7
α	0°	8°	0°	8°	-

Rev. 0 10/96

NOTES:

- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- "L" is the length of terminal for soldering to a substrate.
- "N" is the number of terminal positions.
- Terminal numbers are shown for reference only.
- The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch)
- Exposed copper heat slug flush with bottom surface of package. All other dimensions conform to JEDEC MS-012 Issue C.
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

Metal Can Packages (Can)

T12.C
12 LEAD METAL CAN PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.130	0.150	3.30	3.81	-
Øb	0.016	0.019	0.41	0.48	-
Øb2	0.016	0.021	0.41	0.53	-
ØD	0.585	0.615	14.86	15.62	-
ØD1	0.540	0.560	13.72	14.22	-
e	0.400 BSC		10.16 BSC		-
e1	0.100 BSC		2.54 BSC		-
F	0.020	0.040	0.51	1.02	-
k	0.027	0.034	0.69	0.86	-
k1	0.027	0.045	0.69	1.14	2
L	0.500	0.560	12.70	14.22	-
N	12		12		3

Rev. 0 5/18/94

NOTES:

1. The reference, base, and seating planes are the same for this variation.
2. Measured from maximum diameter of the product.
3. N is the maximum number of terminal positions.
4. Dimensioning and tolerancing per ANSI Y14.5M - 1982.
5. Controlling dimension: INCH.

All Harris Semiconductor products are manufactured, assembled and tested under **ISO9000** quality systems certification.

Harris Semiconductor products are sold by description only. Harris Semiconductor reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Harris is believed to be accurate and reliable. However, no responsibility is assumed by Harris or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Harris or its subsidiaries.

Sales Office Headquarters

For general information regarding Harris Semiconductor and its products, call **1-800-4-HARRIS**

NORTH AMERICA

Harris Semiconductor
P. O. Box 883, Mail Stop 53-210
Melbourne, FL 32902
TEL: 1-800-442-7747
(407) 729-4984
FAX: (407) 729-5321

EUROPE

Harris Semiconductor
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: (32) 2.724.2111
FAX: (32) 2.724.22.05

ASIA

Harris Semiconductor PTE Ltd.
No. 1 Tannery Road
Cencon 1, #09-01
Singapore 1334
TEL: (65) 748-4200
FAX: (65) 748-0400

