
NOVEMBER 1997 - REVISED OCTOBER 2000


TELECOMMUNICATION SYSTEM 100 A 10/1000 OVERVOLTAGE PROTECTORS

- 8 kV 10/700, 200 A 5/310 ITU-T K.20/21 rating
- Ion-Implanted Breakdown Region Precise and Stable Voltage Low Voltage Overshoot under Surge

DEVICE	V _{DRM}	V _(BO)
DEVICE	V	V
'4070	58	70
'4080	65	80
'4095	75	95
'4115	90	115
'4125	100	125
'4145	120	145
'4165	135	165
'4180	145	180
'4200	155	200
'4220	160	220
'4240	180	240
'4250	190	250
'4265	200	265
'4290	220	290
'4300	230	300
'4350	275	350
'4395	320	395
'4400	300	400







device symbol



Terminals T and R correspond to the alternative line designators of A and B

Rated for International Surge Wave Shapes

WAVE SHAPE	STANDARD	I _{TSP} A
2/10 µs	GR-1089-CORE	500
8/20 µs	IEC 61000-4-5	300
10/160 µs	FCC Part 68	250
10/700 μs	ITU-T K.20/21	200
10/560 µs	FCC Part 68	160
10/1000 μs	GR-1089-CORE	100

description

These devices are designed to limit overvoltages on the telephone line. Overvoltages are normally caused by a.c. power system or lightning flash disturbances which are induced or conducted on to the telephone line. A single device provides 2-point protection and is typically used for the protection of 2-wire telecommunication equipment (e.g. between the Ring and Tip wires for telephones and modems). Combinations of devices can be used for multi-point protection (e.g. 3-point protection between Ring, Tip and Ground).

The protector consists of a symmetrical voltage-triggered bidirectional thyristor. Overvoltages are initially clipped by breakdown clamping until the voltage rises to the breakover level, which causes the device to crowbar into a low-voltage on state. This low-voltage on state causes the current resulting from the overvoltage to be safely diverted through the device. The high crowbar holding current prevents d.c. latchup as the diverted current subsides.

HOW TO ORDER

DEVICE	PACKAGE	CARRIER	ORDER AS
TISP4xxxH3BJ	BJ (J-Bend DO-214AA/SMB)	Embossed Tape Reeled	TISP4xxxH3BJR

Insert xxx value corresponding to protection voltages of 070, 080, 095, 115 etcetera.



1

NOVEMBER 1997 - REVISED OCTOBER 2000

This TISP4xxxH3BJ range consists of eighteen voltage variants to meet various maximum system voltage levels (58 V to 320 V). They are guaranteed to voltage limit and withstand the listed international lightning surges in both polarities. These high (H) current protection devices are in a plastic package SMBJ (JEDEC DO-214AA with J-bend leads) and supplied in embossed carrier reel pack. For alternative voltage and holding current values, consult the factory. For lower rated impulse currents in the SMB package, the 50 A 10/1000 TISP4xxxM3BJ series is available.

absolute maximum ratings, T_A = 25 °C (unless otherwise noted)

RATING	SYMBOL	VALUE	UNIT
'4070		± 58	
'4080		± 65	
·4095		± 75	
'4115		± 90	
·4125		±100	
·4145		±120	
·4165		±135	
·4180		±145	
'4200	V	±155	.,
Repetitive peak off-state voltage, (see Note 1) 4220	V_{DRM}	±160	V
'4240		±180	
['] 4250		±190	
['] 4265		±200	
·4290		±220	
·4300		±230	
['] 4350		±275	
·4395		±320	
'4400		±300	
Non-repetitive peak on-state pulse current (see Notes 2, 3 and 4)			
2/10 μs (GR-1089-CORE, 2/10 μs voltage wave shape)		500	
8/20 µs (IEC 61000-4-5, 1.2/50 µs voltage, 8/20 current combination wave generator)		300	
10/160 μs (FCC Part 68, 10/160 μs voltage wave shape)		250	
5/200 μs (VDE 0433, 10/700 μs voltage wave shape)		220	_
0.2/310 µs (I3124, 0.5/700 µs voltage wave shape)	I _{TSP}	200	Α
5/310 μs (ITU-T K.20/21, 10/700 μs voltage wave shape)		200	
5/310 μs (FTZ R12, 10/700 μs voltage wave shape)		200	
10/560 μs (FCC Part 68, 10/560 μs voltage wave shape)		160	
10/1000 μs (GR-1089-CORE, 10/1000 μs voltage wave shape)		100	
Non-repetitive peak on-state current (see Notes 2, 3 and 5)			
20 ms (50 Hz) full sine wave		55	
16.7 ms (60 Hz) full sine wave	I _{TSM}	60	Α
1000 s 50 Hz/60 Hz a.c.		2.1	
Initial rate of rise of on-state current, Exponential current ramp, Maximum ramp value < 200 A	di _T /dt	400	A/µs
Junction temperature	TJ	-40 to +150	°C
Storage temperature range	T _{stg}	-65 to +150	°C

- NOTES: 1. See Applications Information and Figure 10 for voltage values at lower temperatures.
 - 2. Initially the TISP4xxxH3BJ must be in thermal equilibrium with T_J = 25 °C.
 - 3. The surge may be repeated after the TISP4xxxH3BJ returns to its initial conditions.
 - 4. See Applications Information and Figure 11 for current ratings at other temperatures.
 - EIA/JESD51-2 environment and EIA/JESD51-3 PCB with standard footprint dimensions connected with 5 A rated printed wiring track widths. See Figure 8 for the current ratings at other durations. Derate current values at -0.61 %/°C for ambient temperatures above 25 °C



TISP4070H3BJ THRU TISP4115H3BJ, TISP4125H3BJ THRU TISP4220H3BJ, TISP4240H3BJ THRU TISP4400H3BJ BIDIRECTIONAL THYRISTOR OVERVOLTAGE PROTECTORS NOVEMBER 1997 - REVISED OCTOBER 2000

electrical characteristics, T_A = 25 °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
I _{DRM}	Repetitive peak off-	$V_D = V_{DRM}$	$T_A = 25 ^{\circ}C$			±5	μA
'DRM	state current	VD - VDRM	$T_A = 85 ^{\circ}C$			±10	μA
			'4070			±70	
			'4080			±80	
			'4095			±95	
			'4115			±115	
			'4125			±125	
			'4145			±145	
			'4165			±165	
			'4180			±180	
V	Breakover voltage	$dv/dt = \pm 250 \text{ V/ms}, R_{SOURCE} = 300 \Omega$	'4200			±200	V
$V_{(BO)}$	breakover voltage	dv/dt = ±250 v/ms, HSOURCE = 500 t2	'4220			±220	, v
			'4240			±240	
			'4250			±250	
			'4265			±265	
			'4290			±290	
			'4300			±300	
			'4350			±350	
			'4395			±395	
			'4400			±400	
			'4070			±78	
			'4080			±88	
			'4095			±103	
			'4115			±124	
			'4125			±134	
			'4145			±154	
			'4165			±174	
		dv/dt ≤ ±1000 V/µs, Linear voltage ramp,	'4180			±189	
.,	Impulse breakover	Maximum ramp value = ±500 V	'4200			±210	.,
$V_{(BO)}$	voltage	di/dt = ±20 A/µs, Linear current ramp,	'4220			±230	V
	•	Maximum ramp value = ±10 A	'4240			±250	
			'4250			±261	
			'4265			±276	
			'4290			±301	
			'4300			±311	
			'4350			±362	
			'4395			±408	
			'4400			±413	
I _(BO)	Breakover current	$dv/dt = \pm 250 \text{ V/ms}, R_{SOURCE} = 300 \Omega$		±0.15		±0.6	Α
V _T	On-state voltage	$I_T = \pm 5 \text{ A}, t_W = 100 \text{ µs}$				±3	V
I _H	Holding current	$I_T = \pm 5$ A, di/dt = +/-30 mA/ms		±0.15		±0.6	Α
dv/dt	Critical rate of rise of off-state voltage	Linear voltage ramp, Maximum ramp value < 0.85V _{DRM}		±5			kV/μs
I _D	Off-state current	V _D = ±50 V	T _A = 85 °C			±10	μA
טי	On state current	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1A = 00 O			-10	μΛ



NOVEMBER 1997 - REVISED OCTOBER 2000

electrical characteristics, T_A = 25 °C (unless otherwise noted) (continued)

	PARAMETER		TEST CONDITION	IS	MIN	TYP	MAX	UNIT
		f = 100 kHz,	$V_d = 1 \text{ V rms}, V_D = 0,$	'4070 thru '4115		145	170	
				'4125 thru '4220		80	90	
				'4240 thru '4400		70	84	
		f = 100 kHz,	$V_d = 1 \text{ V rms}, V_D = -1 \text{ V}$	'4070 thru '4115		130	150	
				'4125 thru '4220		71	79	
				'4240 thru '4400		60	67	
	Off state aspecitores	f = 100 kHz,	$V_d = 1 \text{ V rms}, V_D = -2 \text{ V}$	'4070 thru '4115		120	140	~F
C _{off}	Off-state capacitance			'4125 thru '4220		65	74	pF
				'4240 thru '4400		55	62	
		f = 100 kHz,	$V_d = 1 \text{ V rms}, V_D = -50 \text{ V}$	'4070 thru '4115		62	73	
				'4125 thru '4220		30	35	
				'4240 thru '4400		24	28	
		f = 100 kHz,	$V_d = 1 \text{ V rms}, V_D = -100 \text{ V}$	'4125 thru '4220		28	33	
		(see Note 6)		'4240 thru '4400		22	26	

NOTE 6: To avoid possible voltage clipping, the '4125 is tested with $V_D = -98 \text{ V}$.

thermal characteristics

PARAMETER		TEST CONDITIONS		TYP	MAX	UNIT
R _{A IA} Junction to free air thermal resistance		EIA/JESD51-3 PCB, I _T = I _{TSM(1000)} , T _A = 25 °C, (see Note 7)			113	°C/W
$R_{\theta JA}$	Junction to nee all thermal resistance	265 mm x 210 mm populated line card, 4-layer PCB, I _T = I _{TSM(1000)} , T _A = 25 °C		50		C/VV

NOTE 7: EIA/JESD51-2 environment and PCB has standard footprint dimensions connected with 5 A rated printed wiring track widths.



NOVEMBER 1997 - REVISED OCTOBER 2000

PARAMETER MEASUREMENT INFORMATION




Figure 1. VOLTAGE-CURRENT CHARACTERISTIC FOR T AND R TERMINALS ALL MEASUREMENTS ARE REFERENCED TO THE R TERMINAL




TYPICAL CHARACTERISTICS

OFF-STATE CURRENT JUNCTION TEMPERATURE TCHAG 100 $V_D = \pm 50 \text{ V}$ 10 ξ II_DI - Off-State Current -1 0·01 0.001 -25 25 75 50 100 125 150 T, - Junction Temperature - °C

Figure 2.

ON-STATE CURRENT



NORMALISED BREAKOVER VOLTAGE





Figure 3.

NORMALISED HOLDING CURRENT





NOVEMBER 1997 - REVISED OCTOBER 2000

TYPICAL CHARACTERISTICS

NORMALISED CAPACITANCE

OFF-STATE VOLTAGE TC4HABB 1 0.9 $T_J = 25^{\circ}C$ 8.0 V_d = 1 Vrms Capacitance Normalised to $V_D = 0$ 0.7 0.6 0.5 '4070 THRU '4115 0.4 0.3 '4125 THRU '4220 '4240 THRU '4400 0.2 0.5 1 10 20 30 50 100150 V_D - Off-state Voltage - V Figure 6.

DIFFERENTIAL OFF-STATE CAPACITANCE vs






Figure 7.

RATING AND THERMAL INFORMATION

NON-REPETITIVE PEAK ON-STATE CURRENT

VS **CURRENT DURATION** TI4HAC 30 - Non-Repetitive Peak On-State Current - A /_{GEN} = 600 Vrms, 50/60 Hz $R_{GEN} = 1.4*V_{GEN}/I_{TSM(t)}$ 20 **EIA/JESD51-2 ENVIRONMENT** 15 EIA/JESD51-3 PCB T_A = 25 °C 10 8 7 6 5 4 3 2 1.5 0.1 10 100 1000 t - Current Duration - s

Figure 8.

V_{DRM} DERATING FACTOR




Figure 10.

THERMAL IMPEDANCE




Figure 9.

IMPULSE RATING




Figure 11.




NOVEMBER 1997 - REVISED OCTOBER 2000

APPLICATIONS INFORMATION

deployment

These devices are two terminal overvoltage protectors. They may be used either singly to limit the voltage between two conductors (Figure 12) or in multiples to limit the voltage at several points in a circuit (Figure 13).






Figure 12. TWO POINT PROTECTION

Figure 13. MULTI-POINT PROTECTION

In Figure 12, protector Th1 limits the maximum voltage between the two conductors to $\pm V_{(BO)}$. This configuration is normally used to protect circuits without a ground reference, such as modems. In Figure 13, protectors Th2 and Th3 limit the maximum voltage between each conductor and ground to the $\pm V_{(BO)}$ of the individual protector. Protector Th1 limits the maximum voltage between the two conductors to its $\pm V_{(BO)}$ value. If the equipment being protected has all its vulnerable components connected between the conductors and ground, then protector Th1 is not required.

impulse testing

To verify the withstand capability and safety of the equipment, standards require that the equipment is tested with various impulse wave forms. The table below shows some common values.

STANDARD	PEAK VOLTAGE SETTING	VOLTAGE WAVE FORM	PEAK CURRENT VALUE	CURRENT WAVE FORM	TISP4xxxH3 25 °C RATING	SERIES RESISTANCE
	V	μs	Α	μs	Α	Ω
GR-1089-CORE	2500	2/10	500	2/10	500	0
dirio09-cone	1000	10/1000	100	10/1000	100	O
	1500	10/160	200	10/160	250	0
FCC Part 68	800	10/560	100	10/560	160	0
(March 1998)	1500	9/720 †	37.5	5/320 †	200	0
	1000	9/720 †	25	5/320 †	200	0
l3124	1500	0.5/700	37.5	0.2/310	200	0
ITU-T K.20/K.21	1500	10/700	37.5	5/310	200	0
110-1 K.20/K.21	4000	10/700	100	3/310	200	U

[†] FCC Part 68 terminology for the waveforms produced by the ITU-T recommendation K.21 10/700 impulse generator

If the impulse generator current exceeds the protectors current rating then a series resistance can be used to reduce the current to the protectors rated value and so prevent possible failure. The required value of series resistance for a given waveform is given by the following calculations. First, the minimum total circuit impedance is found by dividing the impulse generators peak voltage by the protectors rated current. The impulse generators fictive impedance (generators peak voltage divided by peak short circuit current) is then subtracted from the minimum total circuit impedance to give the required value of series resistance. In some cases the equipment will require verification over a temperature range. By using the rated waveform values from Figure 11, the appropriate series resistor value can be calculated for ambient temperatures in the range of -40 °C to 85 °C.



NOVEMBER 1997 - REVISED OCTOBER 2000

a.c. power testing

The protector can withstand currents applied for times not exceeding those shown in Figure 8. Currents that exceed these times must be terminated or reduced to avoid protector failure. Fuses, PTC (Positive Temperature Coefficient) resistors and fusible resistors are overcurrent protection devices which can be used to reduce the current flow. Protective fuses may range from a few hundred milliamperes to one ampere. In some cases it may be necessary to add some extra series resistance to prevent the fuse opening during impulse testing. The current versus time characteristic of the overcurrent protector must be below the line shown in Figure 8. In some cases there may be a further time limit imposed by the test standard (e.g. UL 1459 wiring simulator failure).

capacitance

The protector characteristic off-state capacitance values are given for d.c. bias voltage, V_D , values of 0, -1 V, -2 V and -50 V. Where possible values are also given for -100 V. Values for other voltages may be calculated by multiplying the $V_D = 0$ capacitance value by the factor given in Figure 6. Up to 10 MHz the capacitance is essentially independent of frequency. Above 10 MHz the effective capacitance is strongly dependent on connection inductance. In many applications, such as Figure 15 and Figure 17, the typical conductor bias voltages will be about -2 V and -50 V. Figure 7 shows the differential (line unbalance) capacitance caused by biasing one protector at -2 V and the other at -50 V.

normal system voltage levels

The protector should not clip or limit the voltages that occur in normal system operation. For unusual conditions, such as ringing without the line connected, some degree of clipping is permissible. Under this condition about 10 V of clipping is normally possible without activating the ring trip circuit.


Figure 10 allows the calculation of the protector V_{DRM} value at temperatures below 25 °C. The calculated value should not be less than the maximum normal system voltages. The TISP4265H3BJ, with a V_{DRM} of 200 V, can be used for the protection of ring generators producing 100 V r.m.s. of ring on a battery voltage of -58 V (Th2 and Th3 in Figure 17). The peak ring voltage will be 58 + 1.414*100 = 199.4 V. However, this is the open circuit voltage and the connection of the line and its equipment will reduce the peak voltage. In the extreme case of an unconnected line, clipping the peak voltage to 190 V should not activate the ring trip. This level of clipping would occur at the temperature when the V_{DRM} has reduced to 190/200 = 0.95 of its 25 °C value. Figure 10 shows that this condition will occur at an ambient temperature of -22 °C. In this example, the TISP4265H3BJ will allow normal equipment operation provided that the minimum expected ambient temperature does not fall below -22 °C.

JESD51 thermal measurement method

To standardise thermal measurements, the EIA (Electronic Industries Alliance) has created the JESD51 standard. Part 2 of the standard (JESD51-2, 1995) describes the test environment. This is a $0.0283~\text{m}^3$ (1 ft³) cube which contains the test PCB (Printed Circuit Board) horizontally mounted at the centre. Part 3 of the standard (JESD51-3, 1996) defines two test PCBs for surface mount components; one for packages smaller than 27 mm on a side and the other for packages up to 48 mm. The SMBJ measurements used the smaller 76.2 mm x 114.3 mm (3.0 " x 4.5 ") PCB. The JESD51-3 PCBs are designed to have low effective thermal conductivity (high thermal resistance) and represent a worse case condition. The PCBs used in the majority of applications will achieve lower values of thermal resistance and so can dissipate higher power levels than indicated by the JESD51 values.



typical circuits






Figure 14. MODEM INTER-WIRE PROTECTION

Figure 15. PROTECTION MODULE




Figure 16. ISDN PROTECTION





Figure 17. LINE CARD RING/TEST PROTECTION



NOVEMBER 1997 - REVISED OCTOBER 2000

MECHANICAL DATA

recommended printed wiring footprint.



MDXXBI

device symbolization code

Devices will be coded as below. As the device parameters are symmetrical, terminal 1 is not identified.

DEVICE	SYMOBLIZATION
DEVICE	CODE
TISP4070H3BJ	4070H3
TISP4080H3BJ	4080H3
TISP4095H3BJ	4095H3
TISP4115H3BJ	4115H3
TISP4125H3BJ	4125H3
TISP4145H3BJ	4145H3
TISP4165H3BJ	4165H3
TISP4180H3BJ	4180H3
TISP4200H3BJ	4200H3
TISP4220H3BJ	4220H3
TISP4240H3BJ	4240H3
TISP4250H3BJ	4250H3
TISP4265H3BJ	4265H3
TISP4290H3BJ	4290H3
TISP4300H3BJ	4300H3
TISP4350H3BJ	4350H3
TISP4395H3BJ	4395H3
TISP4400H3BJ	4400H3

carrier information

Devices are shipped in one of the carriers below. Unless a specific method of shipment is specified by the customer, devices will be shipped in the most practical carrier. For production quantities the carrier will be embossed tape reel pack. Evaluation quantities may be shipped in bulk pack or embossed tape.

CARRIER	ORDER #
Embossed Tape Reel Pack	TISP4xxxH3BJR
Bulk Pack	TISP4xxxH3BJ




NOVEMBER 1997 - REVISED OCTOBER 2000

MECHANICAL DATA

SMBJ (DO-214AA)

plastic surface mount diode package

This surface mount package consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.




MDXXBHA



NOVEMBER 1997 - REVISED OCTOBER 2000

MECHANICAL DATA

tape dimensions



NOTES: A. The clearance between the component and the cavity must be within 0,05 mm MIN. to 0,65 mm MAX. so that the component cannot rotate more than 20° within the determined cavity.

MDXXBJ

B. Taped devices are supplied on a reel of the following dimensions:-

Reel diameter: 330 \pm 3,0 mm Reel hub diameter 75 mm MIN. Reel axial hole: 13,0 \pm 0,5 mm

C. 3000 devices are on a reel.



NOVEMBER 1997 - REVISED OCTOBER 2000

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS. DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 2000, Texas Instruments Incorporated

