
SCLS457A - FEBRUARY 2001 - REVISED OCTOBER 2002

- 2-V to 5.5-V V<sub>CC</sub> Operation
- Max t<sub>pd</sub> of 9.5 ns at 5 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
   >2.3 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- I<sub>off</sub> Supports Partial-Power-Down-Mode Operation
- Dual 4-Bit Binary Counters With Individual Clocks
- Direct Clear for Each 4-Bit Counter
- Can Significantly Improve System
   Densities by Reducing Counter Package
   Count by 50 Percent
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)


### description/ordering information

The 'LV393A devices contain eight flip-flops and additional gating to implement two individual 4-bit counters in a single package. These devices are designed for 2-V to 5.5-V V<sub>CC</sub> operation.

### SN54LV393A . . . J OR W PACKAGE SN74LV393A . . . D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)



# SN54LV393A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

#### **ORDERING INFORMATION**

TA	PACK	AGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SOIC – D	Tube	SN74LV393AD	LV393A
	3010 - 1	Tape and reel	SN74LV393ADR	LV393A
-40°C to 85°C	SOP - NS	Tape and reel	SN74LV393ANSR	74LV393A
-40 C to 65 C	SSOP – DB	Tape and reel	SN74LV393ADBR	LV393A
	TSSOP – PW	Tape and reel	SN74LV393APWR	LV393A
	TVSOP – DGV	Tape and reel	SN74LV393ADGVR	LV393A
	CDIP – J	Tube	SNJ54LV393AJ	SNJ54LV393AJ
–55°C to 125°C	CFP – W	Tube	SNJ54LV393AW	SNJ54LV393AW
	LCCC - FK	Tube	SNJ54LV393AFK	SNJ54LV393AFK

<sup>†</sup>Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



### description/ordering informaton (continued)


These devices comprise two independent 4-bit binary counters, each having a clear (CLR) and a clock (CLK) input. These devices change state on the negative-going transition of the CLK pulse. N-bit binary counters can be implemented with each package, providing the capability of divide by 256. The 'LV393A devices have parallel outputs from each counter stage so that any submultiple of the input count frequency is available for system timing signals.

These devices are fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

**FUNCTION TABLE** 


INP	UTS	FUNCTION
CLK	CLR	FUNCTION
1	L	No change
$\downarrow$	L	Advance to next stage
×	Н	All outputs L

### logic diagram, each counter (positive logic)





## timing diagram



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		-0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)		
Output voltage range applied in high or low state		
Output voltage range applied in power-off state	e, V <sub>O</sub> (see Note 1)	
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)		
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CO}$	2)	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )		
Continuous current through V <sub>CC</sub> or GND		
Package thermal impedance, $\theta_{JA}$ (see Note 3):		
,		96°C/W
	. •	
	. •	
	. •	113°C/W
Storage temperature range, Teta		

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 7 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.



## recommended operating conditions (see Note 4)

			SN54	LV393A	SN74L	V393A	UNIT
			MIN	MAX	MIN	MAX	UNII
VCC	Supply voltage		2	5.5	2	5.5	V
		V <sub>CC</sub> = 2 V	1.5		1.5		
\/	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V <sub>CC</sub> ×0.7		$V_{CC} \times 0.7$		V
VIH	r light-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	V <sub>CC</sub> ×0.7		$V_{CC} \times 0.7$		V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	V <sub>CC</sub> × 0.7		$V_{CC} \times 0.7$		
		V <sub>CC</sub> = 2 V		0.5		0.5	
١/٠٠	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V
VIL	Low-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	
٧ <sub>I</sub>	Input voltage		0	5.5	0	5.5	V
٧o	Output voltage		0	VCC	0	VCC	V
		V <sub>CC</sub> = 2 V		<b>–</b> 50		<b>-</b> 50	μΑ
la	High-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	90	-2		-2	
ЮН	riign-ievei output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	Q.	-6		-6	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-12		-12	
		V <sub>CC</sub> = 2 V		50		50	μΑ
lai	Low-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2		2	
lOL	Low-level output current	V <sub>CC</sub> = 3 V to 3.6 V		6		6	mA
		V <sub>CC</sub> = 4.5 V to 5.5 V		12		12	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		200		200	
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		100		100	ns/V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		20		20	
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS		SN54	4LV393A	ı	SN74	LV393A	١	UNIT
PARAMETER	TEST CONDITIONS	v <sub>CC</sub>	MIN	TYP	MAX	MIN	TYP	MAX	UNII
	I <sub>OH</sub> = -50 μA	2 V to 5.5 V	V <sub>CC</sub> -0.1			V <sub>CC</sub> -0.1			
Vou	$I_{OH} = -2 \text{ mA}$	2.3 V	2			2			V
VOH	I <sub>OH</sub> = -6 mA	3 V	2.48			2.48			V
	I <sub>OH</sub> = -12 mA	4.5 V	3.8	W.		3.8			
	I <sub>OL</sub> = 50 μA	2 V to 5.5 V		A	0.1			0.1	
Voi	I <sub>OL</sub> = 2 mA	2.3 V		Q	0.4			0.4	V
VOL	I <sub>OL</sub> = 6 mA	3 V	9	<i>5</i>	0.44			0.44	V
	I <sub>OL</sub> = 12 mA	4.5 V	2		0.55			0.55	
lį	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V	8		±1			±1	μΑ
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			20			20	μΑ
l <sub>off</sub>	$V_I$ or $V_O = 0$ to 5.5 $V$	0			5			5	μΑ
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		1.8			1.8		pF

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 2	25°C	SN54L	V393A	SN74L\	/393A	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Ţ.	Pulse duration	CLK high or low	5		5 ्	10,4	5		no
LW.	Fulse duration	CLR high	5		5	AL.	5		ns
t <sub>su</sub>	Setup time	CLR inactive before CLK↓	6		6		6		ns

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 2	25°C	SN54L	V393A	SN74L\	/393A	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Γ.	Pulse duration	CLK high or low	5		5	10,4	5		no
t <sub>W</sub>	ruise duration	CLR high	5		5	AL.	5		ns
t <sub>su</sub>	Setup time	CLR inactive before CLK↓	5		5		5		ns

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 2	25°C	SN54L	V393A	SN74L\	/393A	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Γ.	Pulse duration	CLK high or low	5		5	10,V	5		no
t <sub>W</sub>	ruise duration	CLR high	5		5	Ale.	5		ns
t <sub>su</sub>	Setup time	CLR inactive before CLK↓	4		4		4		ns

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	չ = 25°C	;	SN54L	V393A	SN74L	/393A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
4			C <sub>L</sub> = 15 pF	50*	90*		40*		40		MHz
f <sub>max</sub>			C <sub>L</sub> = 50 pF	30	70		25		25		IVITIZ
		$Q_A$			7.1*	17.7*	1*	20.5*	1	20.5	
	<del></del>	Q <sub>B</sub>			8.5*	20.3*	1*	23.5*	1	23.5	
<sup>t</sup> pd	CLK	QC	C <sub>L</sub> = 15 pF		10*	22.5*	1*	26*	1	26	ns
		$Q_{D}$			11.1*	24.2*	1*	28*	1	28	
t <sub>PHL</sub>	CLR	Qn			6.7*	14.8*	1*	17*	1	17	
		$Q_A$			9.3	21.3	7	24.5	1	24.5	
	<del></del>	QB			10.9	23.9	Q 1	27.5	1	27.5	
<sup>t</sup> pd	CLK	QC	C <sub>L</sub> = 50 pF		12.3	26.1	1	30	1	30	ns
		$Q_{D}$			13.4	27.8	1	32	1	32	
t <sub>PHL</sub>	CLR	Q <sub>n</sub>			9.1	17.4	1	20	1	20	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested

# switching characteristics over recommended operation free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	չ = 25°C	;	SN54L	V393A	SN74L\	/393A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
4			C <sub>L</sub> = 15 pF	75*	130*		65*		65		MHz
f <sub>max</sub>			C <sub>L</sub> = 50 pF	45	105		35		35		IVITIZ
		$Q_A$			5.1*	13.2*	1*	15.5*	1	15.5	
		QB			6*	15.8*	1*	18.5*	1	18.5	
<sup>t</sup> pd	CLK	QC	C <sub>L</sub> = 15 pF		7*	18*	1*	21*	1	21	ns
		$Q_{D}$			7.7*	19.7*	1*	23*	1	23	
<sup>t</sup> PHL	CLR	Qn			5.1*	12.3*	1*	14.5*	1	14.5	
		$Q_A$			6.7	16.7	7	19	1	19	
<b>.</b>	CLK	QB			7.8	19.3	<i>₹</i> 1	22	1	22	
<sup>t</sup> pd	CLK	QC	C <sub>L</sub> = 50 pF		8.7	21.5	1	24.5	1	24.5	ns
		$Q_{D}$	]		9.5	23.2	1	26.5	1	26.5	
<sup>t</sup> PHL	CLR	Qn			6.8	15.8	1	18	1	18	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	LOAD	T,	<b>Վ = 25°</b> C	;	SN54L\	/393A	SN74L	/393A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
4			C <sub>L</sub> = 15 pF	125*	185*		105*		105		MHz
fmax			C <sub>L</sub> = 50 pF	85	150		75		75		IVITIZ
		$Q_A$			3.7*	8.5*	1*	10*	1	10	
<b>.</b>	<del></del>	QB			4.3*	9.8*	1*	11.5*	1	11.5	
<sup>t</sup> pd	CLK	QC	C <sub>L</sub> = 15 pF		4.9*	11.2*	1*	13*	1	13	ns
		$Q_{D}$			5.3*	12.5*	1*	14.5*	1	14.5	
t <sub>PHL</sub>	CLR	Qn			3.9*	8.1*	1*	9.5*	1	9.5	
		$Q_A$			4.9	10.5	75	12	1	12	
		Q <sub>B</sub>			5.6	11.8	& 1	13.5	1	13.5	
<sup>t</sup> pd	CLK	QC	C <sub>L</sub> = 50 pF		6.2	13.2	1	15	1	15	ns
		$Q_{D}$			6.6	14.5	1	16.5	1	16.5	
<sup>t</sup> PHL	CLR	Qn			5.2	10.1	1	11.5	1	11.5	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

## noise characteristics, $V_{CC} = 3.3 \text{ V}$ , $C_L = 50 \text{ pF}$ , $T_A = 25^{\circ}\text{C}$ (see Note 5)

	PARAMETER	SN'	74LV393	SA.	UNIT
	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.3	0.8	V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.2	-0.8	V
VOH(V)	Quiet output, minimum dynamic VOH		2.8		V
VIH(D)	High-level dynamic input voltage	2.31			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.99	V

NOTE 5: Characteristics are for surface-mount packages only.




# SN54LV393A, SN74LV393A DUAL 4-BIT BINARY COUNTERS

SCLS457A - FEBRUARY 2001 - REVISED OCTOBER 2002

# operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS		VCC	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	$C_L = 50 \text{ pF},$	f = 10 MHz	3.3 V	15.2	pF
				5 V	17.3	

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 3$  ns,  $t_f \leq 3$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpHL and tpLH are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.


Figure 1. Load Circuit and Voltage Waveforms



## DGV (R-PDSO-G\*\*)

### 24 PINS SHOWN

### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

### D (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE

### **8 PINS SHOWN**




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012

14-PIN SHOWN




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

## DB (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE

### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

## PW (R-PDSO-G\*\*)

### 14 PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated