

CMOS 4-BIT MICROCONTROLLER


TMP47P857VN
TMP47P857VF

The 47P857V is the OTP microcontroller with 64kbits PROM. For program operation, the programming is achieved by using with EPROM programmer (TMM2764AD type) and adapter socket (BM1120, BM1121). A.C./D.C characteristics are equivalent to Mask-programed ROM device.


PART No.	ROM	RAM	PACKAGE	ADAPTER SOCKET
TMP47P857VN	OTP	1024 × 4-bit	SDIP42-P-600-1.78	BM1120
TMP47P857VF	8192 × 8-bit		QFP44-P-1414-0.80D	BM1121

PIN ASSIGNMENT (TOP VIEW)

SDIP42-P-600-1.78



SDIP42-P-600-1.78




TMP47P857VN

980901EBP1


- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.
- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.

PIN ASSIGNMENT (TOP VIEW)

QFP44-P-1414-0.80D



QFP44-P-1414-0.80D



TMP47P857VF

PIN FUNCTION

The 47P857V has MCU mode and PROM mode.

(1) MCU mode

The 47C857V and the 47P857V are pin compatible (TEST pin for out-going test. Be fixed to low level).

(2) PROM mode

PIN NAME	Input/Output	FUNCTIONS	PIN NAME (MCU MODE)
A12	Input	Address inputs	R40
A11 to A8			R53 to R50
A7 to A4			R63 to R60
A3 to A0			R83 to R80
I7 to I4	I/O	Data inputs / outputs	R73 to R70
I3 to I0			K03 to K00
$\overline{\text{PGM}}$	Input	Program control input	R92
$\overline{\text{CE}}$		Chip Enable input	R91
$\overline{\text{OE}}$		Output Enable input	R90
VPP	Power supply	+ 12.5V / 5V (Program supply voltage)	TEST
VCC		+ 5V	VDD
VSS		0V	VSS
TONE	Output	Open	
R33 to R30	I/O	Be fixed to low level	
R43 to R41			
P142 to P140	Output	Open	
$\overline{\text{RESET}}$	Input	PROM mode setting pins. Be fixed to low level.	
$\overline{\text{HOLD}}$	Input		
XIN	Input	External clock input (to keep the internal state stable)	
XOUT	Output	Open	

OPERATIONAL DESCRIPTION

The following is an explanation of hardware configuration and operation in relation to the 47P857V. The 47P857V is the same as the 47C457 / 857 except that an OTP is used instead of a Mask ROM.

1. OPERATION MODE

The 47P857V has an MCU mode and a PROM mode.

1.1 MCU mode

The MCU mode is set by fixing the TEST / VPP pin at the "L" level. Operation in the MCU mode is the same as for the 47C457 / 857, except that the TEST / VPP pin does not have pull-down resistor and cannot be used open.

1.1.1 Program Memory

The program storage area is the same as for the 47C857. Data conversion tables must be set in two locations when using the 47P857V to check 47C457 operation.




Figure 1-1. Program area

1.1.2 Data Memory

The 47P857V has 1024 × 4-bit data memory.

When using the 47P857V as a 47C457 evaluator, do not write data to address 80H and following, even though the DMB1 addresses are 00-FFH. There is no necessary to take into consideration a special function Shared area because one is built in DMB0.

1.1.3 Input/Output Circuitry

(1) Control pins

This is the same as for the 47C457/857 except that there is no built-in pull-down resistance for the TEST pin.

(2) I/O Ports

The input/output circuit of the 47P857V is the same as I/O code WB of the 47C457/857.

External resistance, for example, is required when using as evaluator of other I/O codes (WE, WH) (Refer to Figure 1-2).

OPERATIONAL DESCRIPTION

The following is an explanation of hardware configuration and operation in relation to the 47P857V. The 47P857V is the same as the 47C457 / 857 except that an OTP is used instead of a Mask ROM.

1. OPERATION MODE

The 47P857V has an MCU mode and a PROM mode.

1.1 MCU mode

The MCU mode is set by fixing the TEST / VPP pin at the "L" level. Operation in the MCU mode is the same as for the 47C457 / 857, except that the TEST / VPP pin does not have pull-down resistor and cannot be used open.

1.1.1 Program Memory

The program storage area is the same as for the 47C857. Data conversion tables must be set in two locations when using the 47P857V to check 47C457 operation.




Figure 1-1. Program area

1.1.2 Data Memory

The 47P857V has 1024 × 4-bit data memory.

When using the 47P857V as a 47C457 evaluator, do not write data to address 80H and following, even though the DMB1 addresses are 00-FFH. There is no necessary to take into consideration a special function Shared area because one is built in DMB0.

1.1.3 Input/Output Circuitry

(1) Control pins

This is the same as for the 47C457/857 except that there is no built-in pull-down resistance for the TEST pin.

(2) I/O Ports

The input/output circuit of the 47P857V is the same as I/O code WB of the 47C457/857.

External resistance, for example, is required when using as evaluator of other I/O codes (WE, WH) (Refer to Figure 1-2).





Figure 1-2. I/O code and external circuitry

1.2 PROM mode

The PROM mode is set by setting the $\overline{\text{RESET}}$, $\overline{\text{HOLD}}$ pins to the "L" level. The PROM mode can be used as a general-purpose PROM writer for program writing and verification (A high-speed program mode is used set the ROM type the same as for the TMM2764AD).

An adapter socket (part No. BM1120 / BM1121) is available for connecting a PROM writer.



For more information on pins refer to the section on pin function.

Adapter socket	
Name	Applicable products
• BM1120	TMP47P452VN TMP47P453VN TMP47P407VN TMP47P853VN TMP47P857VN
• BM1121	TMP47P452VF TMP47P453VF TMP47P407VF TMP47P853VF TMP47P857VF

Figure 1-3. Setting for PROM mode

1.2.1 Writing

Set the PROM writer ROM to TMM2764AD (64k-bit), or equivalent.





Figure 1-2. I/O code and external circuitry

1.2 PROM mode

The PROM mode is set by setting the $\overline{\text{RESET}}$, $\overline{\text{HOLD}}$ pins to the "L" level. The PROM mode can be used as a general-purpose PROM writer for program writing and verification (A high-speed program mode is used set the ROM type the same as for the TMM2764AD).

An adapter socket (part No. BM1120 / BM1121) is available for connecting a PROM writer.



For more information on pins refer to the section on pin function.

Adapter socket	
Name	Applicable products
• BM1120	TMP47P452VN TMP47P453VN TMP47P407VN TMP47P853VN TMP47P857VN
• BM1121	TMP47P452VF TMP47P453VF TMP47P407VF TMP47P853VF TMP47P857VF

Figure 1-3. Setting for PROM mode

1.2.1 Writing

Set the PROM writer ROM to TMM2764AD (64k-bit), or equivalent.

1.2.2 High Speed Programming Mode

The device is set up in the high speed programming mode when the programming voltage (12.5V) is applied to the Vpp terminal with Vcc = 6V and PGM = VIH4. The programming is achieved by applying a Single TTL low level 1 ms, pulse the PGM input after addresses and data are stable. Then the programmed data is verified by using program Verify Mode. If the programmed data is not correct, another program pulse of 1 ms is applied and then programmed data is verified. This should be repeated until the program operates correctly (max. 15 times). After correctly programming the selected address, one additional program pulse with pulse width 4 times that needed for programming is applied. When programming has been completed, the data in all addresses should be verified with Vcc = Vpp = 5V.




Figure1-4. FLOW CHART

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS (V_{SS} = 0V)

PARAMETER	SYMBOL	PINS	RATINGS	UNIT
Supply Voltage	V _{DD}		– 0.3 to 7	V
Program Voltage	V _{PP}	TEST/VPP pin	– 0.3 to 14.0	V
Input Voltage	V _{IN}		– 0.3 to V _{DD} + 0.3	V
Output Voltage	V _{OUT1}	Except sink open drain pin	– 0.3 to V _{DD} + 0.3	V
	V _{OUT2}	Sink open drain pin	– 0.3 to 10	
Output Current (per 1 pin)	I _{OUT}		3.2	mA
Power Dissipation (T _{opr} = 60°C)	PD		600	mW
Soldering Temperature (time)	T _{sld}		260 (10s)	°C
Storage Temperature	T _{stg}		– 55 to 125	°C
Operating Temperature	T _{opr}		– 30 to 60	°C

Note. Characteristic of R7 is different from 47C857

RECOMMENDED OPERATING CONDITIONS (V_{SS} = 0V, T_{opr} = – 30 to 60°C)

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Max.	UNIT
Supply Voltage	V _{DD}		In the Normal mode	2.7	6.0	V
			In the SLOW mode	2.7		
			In the HOLD mode	2.0		
Input High Voltage	V _{IH1}	Except hysteresis input	V _{DD} ≥ 4.5V	V _{DD} × 0.7	V _{DD}	V
	V _{IH2}	Hysteresis input		V _{DD} × 0.75		
	V _{IH3}		V _{DD} < 4.5V	V _{DD} × 0.9		
Input Low Voltage	V _{IL1}	Except hysteresis input	V _{DD} ≥ 4.5V	0	V _{DD} × 0.3	V
	V _{IL2}	Hysteresis input			V _{DD} × 0.25	
	V _{IL3}		V _{DD} < 4.5V		V _{DD} × 0.1	
Clock Frequency	f _c	XIN, XOUT		3.84 / 1.92		MHz
	f _s	XTIN, XTOUT		30	34	kHz

D.C. CHARACTERISTICS	($V_{SS} = 0V$, $V_{DD} = 2.7$ to $6.0V$, $T_{opr} = -30$ to $60^{\circ}C$)
----------------------	---

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Typ.	Max.	UNIT
Hysteresis Voltage	V_{HS}	Hysteresis Input		—	0.7	—	V
Input Current	I_{IN1}	Port, K0 TEST, $\overline{RESET}$, $\overline{HOLD}$	$V_{DD} = 5.5V$,	—	—	± 2	μA
	I_{IN2}	Port R (open drain)	$V_{IN} = 5.5V / 0V$				
Input Low Current	I_{IL}	Port R (push-pull)	$V_{DD} = 5.5V$, $V_{IN} = 0.4V$	—	—	— 2	mA
Input Resistance	R_{IN1}	Port K0		30	70	150	k Ω
	R_{IN2}	$\overline{RESET}$		100	220	450	
Output Leakage Current	I_{LO}	Ports P, R (open drain)	$V_{DD} = 5.5V$, $V_{OUT} = 5.5V$	—	—	2	μA
Output High Voltage	V_{OH}	Port R (push-pull)	$V_{DD} = 4.5V$, $I_{OH} = -200\mu A$	2.4	—	—	V
Output Low Voltage	V_{OL2}	Except XOUT	$V_{DD} = 4.5V$, $I_{OL} = 1.6mA$	—	—	0.4	V
Supply Current (in the Normal mode)	I_{DD}		Except TONE generating $V_{DD} = 5.5V$, $f_c = 3.84MHz$	—	3	6	mA
	I_{DDT}		TONE generating $V_{DD} = 5.5V$, $f_c = 3.84MHz$	—	5	10	
Supply Current (in the SLOW mode)	I_{DDS}		$V_{DD} = 3.0V$, $V_{LC} = V_{SS}$ $f_s = 32.768kHz$	—	30	60	μA
Supply Current (in the HOLD mode)	I_{DDH}		$V_{DD} = 5.5V$	—	0.5	10	

Note 1. Typ. values show those at $T_{opr} = 25^{\circ}C$, $V_{DD} = 5V$

Note 2. Input Current I_{IN1} ; The current through resistor is not included, when the pull-up / pull-down resistor is contained.

Note 3. Supply Current ; $V_{IN} = 5.3/0.2V$

The K0 port is opened when the pull-up/pull-down resistor is contained.

The voltage applied to the R port is within the valid range V_{IL} or V_{IH} .

Note 4. Supply Current I_{DDS} ; $V_{IN} = 2.8V / 0.2V$, low frequency clock is only oscillated (connecting XTIN, XTOUT).

TONE OUTPUT CHARACTERISTICS

($V_{SS} = 0V$, $V_{DD} = 2.7$ to $6.0V$, $T_{opr} = -30$ to $60^{\circ}C$)



PARAMETER	SYMBOL	CONDITIONS	Min.	Typ.	Max.	UNIT
Tone Output Voltage (ROW)	V_{TONE}	$R_L \geq 10k\Omega$, $V_{DD} = 3.0V$	135	200	260	mVrms
Tone Output Pre-Emphasis High Band	PEHB	PEHB = $20\log$ (COL/ROW)	1	2	3	dB
Tone Output Distortion	DIS		—	—	10	%
Tone Output Frequency Stability	Δf	Except error of osc. frequency	—	—	0.7	%

A.C. CHARACTERISTICS

(V_{SS} = 0V, V_{DD} = 2.7 to 6.0V, T_{opr} = -30 to 60°C)

PARAMETER	SYMBOL	CONDITIONS	Min.	Typ.	Max.	UNIT
Instruction Cycle Time	t _{cy}	in the Normal operating mode	2.1 / 4.2			μs
		in the SLOW operating mode	235	—	267	
High Level Clock Pulse Width	t _{WCH}	For external clock operation	80	—	—	ns
Low Level Clock Pulse Width	t _{WCL}					
Shift Data Hold Time	t _{SDH}		0.5t _{cy} -300	—	—	ns

Note. Shift Data Hold Time :

External circuit for $\overline{SCK}$ pin and SO pin Serial port (completion of transmisson)

RECOMMENDED OSCILLATING CONDITIONS

(V_{SS} = 0V, V_{DD} = 2.7 to 6.0V, T_{opr} = -30 to 60°C)


Recommended oscillating conditions of the 47P857V are equal to the 47C457/857.

D.C./A.C. CHARACTERISTICS

(V_{SS} = 0V)


(1) Read Operation

PARAMETER	SYMBOL	CONDITION	Min.	Typ.	Max.	UNIT
Output Level High Voltage	V _{IH4}		V _{CC} × 0.7	—	V _{CC}	V
Output Level Low Voltage	V _{IL4}		0	—	V _{CC} × 0.3	V
Supply Voltage	V _{CC}		4.75	—	6.0	V
Programming Voltage	V _{PP}					
Address Access Time	t _{ACC}	V _{CC} = 5.0 ± 0.25V	—	—	350	ns



(2) High Speed Programming Operation

PARAMETER	SYMBOL	CONDITION	Min.	Typ.	Max.	UNIT
Input High Voltage	V_{IH4}		$V_{CC} \times 0.7$	–	V_{CC}	V
Input Low Voltage	V_{IL4}		0	–	$V_{CC} \times 0.3$	V
Supply Voltage	V_{CC}		4.75	–	6.0	V
V_{PP} Power Supply Voltage	V_{PP}		12.0	12.5	13.0	V
Programming Pulse Width	t_{PW}	$V_{CC} = 6.0 \pm 0.25V$	0.95	1.0	1.05	ms



TYPICAL CHARACTERISTICS

