## **Boost Controller**

**TDA4863** 

Power Factor Controller IC for High Power Factor and Low THD

Power Management & Supply



#### **TDA4863**

Revision	n History: 2005-02	Rev.2
Previous	Version:	
Page	Subjects (major changes since last rev	ision)
	Document's layout has been changed: 20	02-Sep.
	Added green Package and RoHS-complia	ince

For questions on technology, delivery and prices please contact the Infineon Technologies Offices in Germany or the Infineon Technologies Companies and Representatives worldwide: see our webpage at http://www.infineon.com.

#### **Edition 2005-02**

Published by Infineon Technologies AG, St.-Martin-Strasse 53, 81669 München, Germany
© Infineon Technologies AG 2005.
All Rights Reserved.

#### Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide.

#### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life-support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



Table o	of Contents	Page
1 1.1 1.2 1.3 1.4 1.5	Overview Features Improvements Referred to TDA 4862 Description Pin Configuration Block Diagram	4 4 5
2.1 2.2 2.3 2.4 2.5 2.6 2.7 2.8 2.9 2.10 2.11	Functional Description Introduction IC Description Voltage Amplifier Overvoltage Regulator Multiplier Current Sense Comparator, LEB and RS Flip-Flop Zero Current Detector Restart Timer Undervoltage Lockout Gate Drive Signal Diagrams	9 10 10 10 11 11
<b>3</b> 3.1 3.2 3.3	Electrical Characteristics  Absolute Maximum Ratings  Characteristics  Electrical Diagrams	13 14
<b>4</b> 4.1	<b>Application Circuit</b>	



# Power Factor Controller IC for High Power Factor and Low THD


**TDA4863** 


Rev. 2 Boost Controller

#### 1 Overview

#### 1.1 Features

- IC for sinusoidal line-current consumption
- Power factor achieves nearly 1
- Controls boost converter as active harmonic filter for low THD
- Start up with low current consumption
- Zero current detector for discontinuous operation mode
- Output overvoltage protection
- Output undervoltage lockout
- Internal start up timer
- Totem pole output with active shut down
- Internal leading edge blanking LEB
- Pb-free lead plating; RoHS compliant





### 1.2 Improvements Referred to TDA 4862

- Suitable for universal input applications with low THD at low load conditions
- Very low start up current
- Accurate OVR and  $V_{\rm ISENSEmax}$  threshold
- Competition compatible  $V_{CC}$  thresholds
- Enable threshold referred to V<sub>VSENSE</sub>

Туре	Ordering Code	Package		
TDA4863	Q67040-S4452	PG-DIP-8-4		
TDA4863G	Q67040-A4451	PG-DSO-8-3		

Data Sheet 4 Rev.2, 2005-02






Figure 1 Typical application

### 1.3 Description

The TDA4863 IC controls a boost converter in a way that sinusoidal current is taken from the single phase line supply and stabilized DC voltage is available at the output. This active harmonic filter limits the harmonic currents resulting from the capacitor pulsed charge currents during rectification. The power factor which describes the ratio between active and apparent power is almost one. Line voltage fluctuations can be compensated very efficiently.



## 1.4 Pin Configuration




Figure 2 Pin Configuration of TDA4863



## **Pin Definitions and Functions**

Pin	Symbol	Description
1	VSENSE	Voltage Amplifier Inverting Input VSENSE is connected via a resistive divider to the boost converter output. With a capacitor connected to VAOUT the internal error amplifier acts as an integrator.
2	VAOUT	<b>Voltage Amplifier Output</b> $V_{\text{VAOUT}}$ is connected internally to the first multiplier input. To prevent overshoot the input voltage is clamped internally at 5 V. If $V_{\text{VAOUT}}$ is less than 2.2 V the gate driver is inhibited. If the current flowing into this pin exceeds an internal threshold the multiplier output voltage is reduced to prevent the MOSFET from overvoltage damage.
3	MULTIN	Multiplier Input MULTIN is the second multiplier input and is connected via a resistive divider to the rectifier output voltage.
4	ISENSE	Current Sense Input ISENSE is connected to a sense resistor controlling the MOSFET source current. The input is internally clamped at -0.3 V to prevent negative input voltage interaction. A leading edge blanking circuitry suppresses voltage spikes when turning the MOSFET on.
5	DETIN	Zero Current Detector Input DETIN is connected to an auxiliary winding and monitors the zero crossing of the inductor current.
6	GND	Ground
7	GTDRV	Gate Driver Output GTDRV is the output of a totem-pole circuitry for direct driving a MOSFET. An active shutdown circuitry ensures that GTDRV is set to low if the IC is switched off.
8	VCC	Positive Voltage Supply If $V_{\rm CC}$ exceeds the turn-on threshold the IC is switched on. When $V_{\rm CC}$ falls below the turn-off threshold the IC is switched off. In switch off mode power consumption is very low. Two capacitors should be connected to VCC. An electrolytic capacitor and 100 nF ceramic capacitor which is used to absorb fast supply current spikes. Make sure that the electrolytic capacitor is discharged before the IC is plugged into the application board.



## 1.5 Block Diagram




Figure 3 Internal Block Diagram



## 2 Functional Description

#### 2.1 Introduction

Conventional electronic ballasts and switch mode power supplies are designed with a bridge rectifier and a bulk capacitor. Their disadvantage is that the circuit draws power from the line when the instantaneous AC voltage exceeds the capacitors voltage. This occurs near the line voltage peak and causes a high charge current spike with following characteristics: The apparent power is higher than the real power that means low power factor condition, the current spikes are non sinusoidal with a high content of harmonics causing line noise, the rectified voltage depends on load condition and requires a large bulk capacitor, special efforts in noise suppression are necessary.

With the TDA4863 preconverter a sinusoidal current is achieved which varies in direct instantaneous proportional to the input voltage half sine wave and so provides a power factor near 1. This is due to the appearance of almost any complex load like a resistive one at the AC line. The harmonic distortions are reduced and comply with the IEC555 standard requirements.

#### 2.2 IC Description

The TDA4863 contains a wide bandwidth voltage amplifier used in a feedback loop, an overvoltage regulator, an one quadrant multiplier with a wide linear operating range, a current sense comparator, a zero current detector, a PWM and logic circuitry, a totempole MOSFET driver, an internal trimmed voltage reference, a restart timer and an undervoltage lockout circuitry.

### 2.3 Voltage Amplifier

With an external capacitor between the pins VSENSE and VAOUT the voltage amplifier acts like an integrator. The integrator monitors the average output voltage over several line cycles. Typically the integrator's bandwidth is set below 20 Hz in order to suppress the 100 Hz ripple of the rectified line voltage. The voltage amplifier is internally compensated and has a gain bandwidth of 5 MHz (typ.) and a phase margin of 80 degrees. The non-inverting input is biased internally to 2.5 V. The output is directly connected to the multiplier input.

The gate drive is disabled when VSENSE voltage is less than 0.2 V or VAOUT voltage is less than 2.2 V.

If the MOSFET is placed nearby the controller switching interferences have to be taken into account. The output of the voltage amplifier is designed in a way to minimize these inteferences.



#### 2.4 Overvoltage Regulator

Because of the integrator's low bandwidth fast changes of the output voltage can't be regulated within an adequate time. Fast output changes occur during initial start-up, sudden load removal, or output arcing. While the integrator's differential input voltage remains zero during this fast changes a peak current is flowing through the external capacitor into pin VAOUT. If this current exceeds an internal defined margin the overvoltage regulator circuitry reduces the multiplier output voltage. As a result the on time of the MOSFET is reduced.

#### 2.5 Multiplier

The one quadrant multiplier regulates the gate driver with respect of the DC output voltage and the AC half wave rectified input voltage. Both inputs are designed to achieve good linearity over a wide dynamic range to represent an AC line free from distortion. Special efforts have been made to assure universal line applications with respect to a 90 to 270 V AC range.

The multiplier output is internally clamped to 1.3 V. So the MOSFET is protected against critical operating during start up.

### 2.6 Current Sense Comparator, LEB and RS Flip-Flop

The source current of the MOS transistor is transferred into a sense voltage via the external sense resistor. The multiplier output voltage is compared with this sense voltage. Switch on time of the MOS transistor is determined by the comparision result

To protect the current comparator input from negative pulses a current source is inserted which sends current out of the ISENSE pin every time when  $V_{\rm ISENSE}$ -signal is falling below ground potential. An internal RC-filter is connected at the ISENSE pin which smoothes the switch-on current spike. The remaining switch-on current spike is blanked out via a leading edge blanking circuit with a blanking time of typ. 200 ns.

The RS Flip-Flop ensures that only one single switch-on and switch-off pulse appears at the gate drive output during a given cycle (double pulse suppression).

#### 2.7 Zero Current Detector

The zero current detector senses the inductor current via an auxiliary winding and ensures that the next on-time of the MOSFET is initiated immediately when the inductor current has reached zero. This reduces the reverse recovery losses of the boost converter diode to a minimum. The MOSFET is switched off when the voltage drop of the shunt resistor exceeds the voltage level of the multiplier output. So the boost current waveform has a triangular shape and there are no deadtime gaps between the cycles. This leads to a continuous AC line current limiting the peak current to twice of the average current.



To prevent false tripping the zero current detector is designed as a Schmitt-Trigger with a hysteresis of 0.5 V. An internal 5 V clamp protects the input from overvoltage breakdown, a 0.6 V clamp prevents substrate injection. An external resistor has to be used in series with the auxiliary winding to limit the current through the clamps.

#### 2.8 Restart Timer

The restart timer function eliminates the need of an oscillator. The timer starts or restarts the TDA4863 when the driver output has been off for more than 150 µs after the inductor current reaches zero.

#### 2.9 Undervoltage Lockout

An undervoltage lockout circuitry switches the IC on when  $V_{\rm CC}$  reaches the upper threshold  $V_{\rm CCH}$  and switches the IC off when  $V_{\rm CC}$  is falling below the lower threshold  $V_{\rm CCL}$ . During start up the supply current is less then 100  $\mu$ A.

An internal voltage clamp has been added to protect the IC from  $V_{\rm CC}$  overvoltage condition. When using this clamp special care must be taken on power dissipation.

Start up current is provided by an external start up resistor which is connected from the AC line to the input supply voltage  $V_{\rm CC}$  and a storage capacitor which is connected from  $V_{\rm CC}$  to ground. Be aware that this capacitor is discharged before the IC is plugged into the application board. Otherwise the IC can be destroyed due to the high capacitor voltage.

Bootstrap power supply is created with the previous mentioned auxiliary winding and a diode (see "Application Circuit" on Page 21).

#### 2.10 Gate Drive

The TDA4863 totem pole output stage is MOSFET compatible. An internal protection ciruitry is activated when  $V_{\rm CC}$  is within the start up phase and ensures that the MOSFET is turned off. The totem pole output has been optimized to minimize cross conduction current during high speed operation.

Data Sheet 11 Rev.2, 2005-02



## 2.11 Signal Diagrams




Figure 4 Typical signals



## 3 Electrical Characteristics

## 3.1 Absolute Maximum Ratings

Parameter	Symbol	Limit Values		Unit	Remarks
		min.	max.		
Supply + Zener Current	$I_{\text{CCH}} + I_{\text{Z}}$		20	mA	
Supply Voltage	$V_{\sf CC}$	-0.3	$V_{Z}$	V	$V_Z$ = Zener Voltage $I_{CC}$ + $I_Z$ = 20 mA
Voltage at Pin 1,3,4		-0.3	6.5		
Current into Pin 2	$I_{VAOUT}$	-10	40	mA	$\begin{aligned} V_{\text{VAOUT}} &= 4 \text{ V,} \\ V_{\text{VSENSE}} &= 2.8 \text{ V} \\ V_{\text{VAOUT}} &= 0 \text{ V,} \\ V_{\text{VSENSE}} &= 2.3 \text{ V} \\ t &< 1 \text{ ms} \end{aligned}$
Current into Pin 5	$I_{DETIN}$	-10	10		DETIN > 6 V DETIN < 0.4 V t < 1 ms
Current into Pin 7	$I_{GTDRV}$	-500	500		t < 1 ms
ESD Protection			2000	V	MIL STD 883C method 3015.6, 100 pF,1500 Ω
Storage Temperature	$T_{\rm stg}$	-50	150	°C	
Operating Junction Temperature	$T_{J}$	-40	150		
Thermal Resistance Junction-Ambient	$R_{thJA}$		100 180	K/W	PG-DIP-8-4 PG-DSO-8-3



#### 3.2 Characteristics

Unless otherwise stated, -40°C <  $T_{\rm j}$  < 150°C,  $V_{\rm CC}$  = 14.5 V

Parameter	Symbol	Limit Values			Unit	<b>Test Condition</b>
		min.	typ.	max.	-	
Start-Up circuit						
Zener Voltage	$V_{Z}$	18	20	22	V	$I_{\rm CC} + I_{\rm Z} = 20  {\rm mA}$
Start-up Supply Current	$I_{CCL}$		20	100	μΑ	$V_{\rm CC} = V_{\rm CCON}$ -0.5 V
Operating Supply Current	$I_{CCH}$		4	6	mA	Output low
$\overline{V_{\rm CC}}$ Turn-ON Threshold	$V_{CCON}$	12	12.5	13	V	
$\overline{V_{\rm CC}}$ Turn-OFF Threshold	$V_{CCOFF}$	9.5	10	10. 5		
$\overline{V_{\rm CC}}$ Hysteresis	$V_{CCHY}$		2.5			
Voltage Amplifier						
Voltage feedback Input Threshold	$V_{FB}$	2.45	2.5	2.55	V	
Line Regulation	$V_{FBLR}$			5	mV	$V_{\rm CC}$ = 12 V to 16 V
Open Loop Voltage Gain <sup>1)</sup>	$G_{\bigvee}$		100		dB	
Unity Gain Bandwidth <sup>1)</sup>	$B_{W}$		5		MHz	
Phase Margin <sup>1)</sup>	М		80		Degr	
Bias Current VSENSE	$I_{BVSENSE}$	-1.0	-0.3		μΑ	
Enable Threshold	$V_{\sf VSENSE}$	0.17	0.2	0.25	V	
Inhibit Threshold Voltage	$V_{VAOUTI}$	2.1	2.2	2.3		$V_{ISENSE} = -0.38 \; V$
Inhibit Time Delay	$t_{\sf dVA}$		3		μs	$V_{ISENSE} = -0.38 \; V$
Output Current Source	$I_{VAOUTH}$		-6		mA	$\begin{split} V_{\text{VAOUT}} &= 0 \text{ V} \\ V_{\text{VSENSE}} &= 2.3 \text{ V}, \\ t &< 1 \text{ ms} \end{split}$
Output Current Sink	$I_{VAOUTL}$		35			$V_{\mathrm{VAOUT}} = 4 \mathrm{~V}$ $V_{\mathrm{VSENSE}} = 2.8 \mathrm{~V},$ $t < 1 \mathrm{~ms}$
Upper Clamp Voltage	$V_{VAOUTH}$	4.8	5.4	6.0	V	$V_{\text{VSENSE}} = 2.3 \text{ V},$ $I_{\text{VAOUT}} = -0.2 \text{ mA}$
Lower Clamp Voltage	$V_{VAOUTL}$	8.0	1.1	1.4	V	$V_{\text{VSENSE}}$ = 2.8 V, $I_{\text{VAOUT}}$ = 0.5 mA

Guaranteed by design, not tested



## 3.2 Characteristics (cont'd)

Unless otherwise stated, -40°C <  $T_{\rm j}$  < 150°C,  $V_{\rm CC}$  = 14.5 V

Parameter	Symbol	Limit Values			Unit	<b>Test Condition</b>
		min.	typ.	max.		
Overvoltage Regulator		1	1	•	1	
Threshold Current	$I_{OVR}$	35	40	45	μΑ	$T_{\rm j}$ = 25°C , $V_{ m VAOUT}$ = 3.5 V
<b>Current Comparator</b>						
Input Bias Current	I <sub>BISENSE</sub>	-1	-0.2	1	μΑ	$V_{\rm ISENSE} = 0 \text{ V}$
Input Offset Voltage $(T_j = 25 \text{ °C})$	V <sub>ISENSEO</sub>		25		mV	$V_{\text{VAOUT}} = 2.7 \text{ V}$ $V_{\text{MULTIN}} = 0 \text{ V}$
Max Threshold Voltage	$V_{ISENSEM}$	0.95	1.0	1.05	V	
Threshold at OVR	$V_{ISENOVR}$		0.05			$I_{\text{OVR}} = 50  \mu\text{A}$
Leading Edge Blanking	$t_{LEB}$	100	200	300	ns	
Shut Down Delay	$t_{\sf dISG}$		80	130		
Detector						
Upper Threshold Voltage	$V_{DETINU}$		1.5	1.6	V	
Lower Threshold Voltage	$V_{DETINL}$	0.95	1.1			
Hysteresis	$V_{DETINHY}$	0.25	0.4	0.55		
Input Current	$I_{BDETIN}$	-1	-0.2	1	μΑ	$V_{DETIN} = 2 \; V$
Input Clamp Voltage High State Low State	$V_{ m DETINHC}$	4.5 0.1	4.9 0.4	5.4 0.7	V	$I_{\text{DETIN}} = 5 \text{ mA}$ $I_{\text{DETIN}} = -5 \text{ mA}$
Multiplier						
Input bias current	$I_{BMULTIN}$	-1	-0.2	1	μΑ	$V_{MULTIN} = 0 \ V$
Dynamic voltage range MULTIN	$V_{MULTIN}$		0 to 4		V	$V_{VAOUT} = 2.75 \; V$
Dynamic voltage range VAOUT	$V_{VAOUT}$		$V_{\rm FB}$ to $V_{\rm FB}$ + 1.5			V <sub>MULTIN</sub> = 1 V
Multiplier Gain	$K_{ m low}$		0.3			$\begin{aligned} &V_{\text{VAOUT}} < 3 \text{ V,} \\ &V_{\text{MULTIN}} = 1 \text{ V} \\ &V_{\text{VAOUT}} > 3.5 \text{V,} \\ &V_{\text{MULTIN}} = 1 \text{ V} \end{aligned}$

 ${\rm K = delta} V_{\rm ISENSE} / {\rm delta} V_{\rm VAOUT} \ {\rm at} \ V_{\rm MULTIN} = {\rm constant}$ 



## 3.2 Characteristics (cont'd)


Unless otherwise stated, -40°C <  $T_{\rm j}$  < 150°C,  $V_{\rm CC}$  = 14.5 V

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.	_	
Restart Timer						•
Restart time	$t_{RES}$	100	160	250	μs	
Gate Drive		-1	1	•	•	•
Output voltage low state	$V_{GTL}$		0.3		V	$I_{\rm GT} = 0 \text{ mA}$
Output voltage low state	$V_{GTL}$		1.0		V	$I_{\rm GT}$ = 2 mA
			1.7		-	$I_{\rm GT}$ = 20 mA
			2.2			$I_{\rm GT} = 200 \; {\rm mA}$
Output voltage high state	$V_{GTH}$		10.8			I <sub>GT</sub> = -5 mA, see "Gate Drive Voltage High State versus V <sub>cc</sub> " on Page 20
Output voltage active shut down	$V_{GTSD}$		1	1.25		$I_{\rm GT}$ = 20 mA, $V_{\rm CC}$ = 9 V
Rise time	$t_{rise}$		80	130	ns	$C_{\rm GT} = 4.7  \rm nF$
Fall time	$t_{fall}$		55	130		$V_{\rm GT} = 28 \text{ V}$




## 3.3 Electrical Diagrams


## $I_{\rm cc}$ versus $V_{\rm cc}$




## $V_{ m CCON/OFF}$ versus Temperature



## $I_{\rm ccl}$ versus $V_{\rm cc}$




## $I_{\rm CCL}$ versus Temperature, $V_{\rm CC}$ = 10 V







## $V_{\rm FB}$ versus Temperature (pin1 connected to pin2)




## Open Loop Gain and Phase versus Frequency



## Overvoltage Regulator $V_{\rm ISENSE}$ versus Threshold Voltage




## Leading Edge Blanking versus Temperature







## Current Sense Threshold $V_{\rm ISENSE}$ versus $V_{\rm MULTIN}$



## Current Sense Threshold $V_{\rm ISENSE}$ versus $V_{\rm VAOUT}$




#### **Restart Time versus Temperature**






## **Gate Drive Rise Time and Fall Time versus Temperature**



## Gate Drive Voltage High State versus $V_{\rm cc}$





## 4 Application Circuit




Figure 5  $P_{\text{out}}$  = 110 W, Universal Input  $V_{\text{in}}$  = 90 - 270 V AC



#### 4.1 Results of THD Measurements with Application Board $P_{\text{out}} = 110 \text{ W}$

(Measurements according to IEC61000-3-2.

150% limit (red line): Momentary measured value must be below this limit.

100% limit (blue line): Average of measured values must be below this limit.

The worst measured momentary value is shown in the diagrams.)




Figure 6 THD Class C:  $P_{\text{max}} = 110 \text{ W}, V_{\text{inac}} = 90 \text{ V}, I_{\text{out}} = 250 \text{ mA}, V_{\text{out}} = 420 \text{ V}, PF = 0.998$ 




Figure 7 THD Class C:  $P_{\text{max}} = 110 \text{ W}, V_{\text{inac}} = 220 \text{ V}, I_{\text{out}} = 250 \text{ mA}, V_{\text{aout}} = 420 \text{ V}, PF = 0.992$ 






Figure 8 THD Class C:  $P_{\rm max} = 110 \; {\rm W}, \, V_{\rm inac} = 270 \; {\rm V}, \, I_{\rm out} = 250 \; {\rm mA}, \, V_{\rm aout} = 420 \; {\rm V}, \, {\rm PF} = 0.978$ 




Figure 9 THD Class C:  $P_{\rm max} = 110 \; \rm W, \; V_{\rm inac} = 90 \; \rm V, \\ I_{\rm out} = 140 \; \rm mA, \; V_{\rm aout} = 420 \; \rm V, \; \rm PF = 0.999 \; \rm V, \\ I_{\rm out} = 140 \; \rm mA, \; V_{\rm aout} = 420 \; \rm V, \; \rm PF = 0.999 \; \rm V,$ 






Figure 10 THD Class C:  $P_{\rm max}$  = 110 W,  $V_{\rm inac}$  = 220 V,  $I_{\rm out}$  = 140 mA,  $V_{\rm aout}$  = 420 V, PF = 0.975




Figure 11 THD Class C:  $P_{\rm max} = 110 \text{ W}, V_{\rm inac} = 270 \text{ V}, I_{\rm out} = 140 \text{ mA}, V_{\rm aout} = 420 \text{ V}, \text{PF} = 0.883$ 

#### **Package Outlines**

## 5 Package Outlines




Figure 12



#### **Package Outlines**




Figure 13

www.infineon.com Published by Infineon Technologies AG