

June 1999 Revised October 2003

74VCX245

Low Voltage Bidirectional Transceiver with 3.6V Tolerant Inputs and Outputs

General Description

The VCX245 contains eight non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus oriented applications. The T/\overline{R} input determines the direction of data flow. The \overline{OE} input disables both the A and B ports by placing them in a high impedance state.

The 74VCX245 is designed for low voltage (1.4V to 3.6V) $\rm V_{CC}$ applications with I/O compatibility up to 3.6V.

The 74VCX245 is fabricated with an advanced CMOS technology to achieve high-speed operation while maintaining low CMOS power dissipation.

Features

- \blacksquare 1.4V to 3.6V V_{CC} supply operation
- 3.6V tolerant inputs and outputs
- Power-off high impedance inputs and outputs
- Supports Live Insertion and Withdrawal (Note 1)
- t_{PD}

3.5 ns max for 3.0V to 3.6V $V_{\rm CC}$

- Static Drive (I_{OH}/I_{OL}) ±24 mA @ 3.0V V_{CC}
- Uses patented noise/EMI reduction
- Latchup performance exceeds 300 mA
- ESD performance:

Human body model > 2000V Machine model > 200V

■ Leadless DQFN package

Note 1: To ensure the high impedance state during power up and power down, \overline{OE}_n should be tied to V_{CC} through a pull up resistor. The minimum value of the resistor is determined by the current sourcing capability of the driver.


Ordering Code:

Order Number	Package Number	Package Description
74VCX245WM (Note 2)	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74VCX245BQX (Note 3) (Preliminary)	MLP020B	20-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC MO-241, 2.5 x 4.5mm
74VCX245MTC (Note 2)	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Note 2: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Note 3: DQFN package available in Tape and Reel only,

Logic Symbol



Pin Descriptions


Pin Names	Description
ŌĒ	Output Enable Input (Active LOW)
T/R	Transmit/Receive Input
A ₀ -A ₇	Side A Inputs or 3-STATE Outputs
B ₀ –B ₇	Side B Inputs or 3-STATE Outputs

Connection Diagrams

Pin Assignments for SOIC and TSSOP

	,			
T∕R —	1	•	20	$-v_{cc}$
A ₀ —	2		19	<u> − 0e</u>
A ₁ —	3		18	— в _о
A ₂ —	4		17	— В ₁
A ₃ —	5		16	— в ₂
A ₄ —	6		15	— вз
A ₅ —	7		14	— В ₄
A ₆ —	8		13	— В ₅
A ₇ —	9		12	— В ₆
GND —	10		11	— В ₇

Pin Assignment for DQFN




Truth Table

	Inputs		Outputs
	OE T/R		
Ī	Г	L	Bus B ₀ -B ₇ Data to Bus A ₀ -A ₇
	L	Н	Bus A ₀ -A ₇ Data to Bus B ₀ -B ₇
	Н	Х	HIGH Z State on A_0 – A_7 , B_0 – B_7 (Note 4)

- H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immaterial
 Z = High Impedance

Note 4: Unused bus terminals during HIGH Z State must be held HIGH or LOW.

Logic Diagram



Absolute Maximum Ratings(Note 5)

 $\label{eq:supply Voltage VCC} Supply Voltage (V_{CC}) & -0.5V to +4.6V \\ DC Input Voltage (V_I) & -0.5V to +4.6V \\ \end{array}$

DC Output Voltage (V_O)

Outputs 3-STATE -0.5V to +4.6V Outputs Active (Note 6) -0.5V to $V_{CC} + 0.5V$

DC Input Diode Current (I_{IK}) V_I < 0V -50 mA

DC Output Diode Current (I_{OK})

 $V_O < 0V$ —50 mA $V_O > V_{CC}$ +50 mA

DC Output Source/Sink Current

 (I_{OH}/I_{OL}) ± 50 mA DC V_{CC} or Ground Current ± 100 mA

Storage Temperature (T_{STG}) $-65^{\circ}C$ to $+150^{\circ}C$

Recommended Operating Conditions (Note 7)

Power Supply

 $\begin{array}{cc} \text{Operating} & \text{1.4V to 3.6V} \\ \text{Input Voltage} & -0.3V \text{ to 3.6V} \end{array}$

Output Voltage (V_O)

Output in Active States $\rm 0V$ to $\rm V_{CC}$ Output in 3-STATE $\rm 0V$ to 3.6V

Output Current in I_{OH}/I_{OL}

 $V_{CC} = 3.0V \text{ to } 3.6V \\ \pm 24 \text{ mA}$

 $\begin{array}{ll} \mbox{V}_{\mbox{CC}} = 2.3 \mbox{V to } 2.7 \mbox{V} & \pm 18 \mbox{ mA} \\ \mbox{V}_{\mbox{CC}} = 1.65 \mbox{V to } 2.3 \mbox{V} & \pm 6 \mbox{ mA} \\ \end{array}$

 V_{CC} = 1.4V to 1.6V ± 2 mA Free Air Operating Temperature (T_A) -40° C to $+85^{\circ}$ C

Minimum Input Edge Rate (Δt/ΔV)

 $V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$ 10 ns/V

Note 5: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 6: IO Absolute Maximum Rating must be observed.

Note 7: Floating or unused inputs must be held HIGH or LOW.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{CC}	Min	Max	Units
			(V)			
V_{IH}	HIGH Level Input Voltage		2.7 to 3.6	2.0		
			2.3 to 2.7	1.6		V
			1.65 to 2.3	$0.65 \times V_{CC}$		•
			1.4 to 1.6	$0.65 \times V_{\text{CC}}$		
V _{IL}	LOW Level Input Voltage		2.7 to 3.6		0.8	
			2.3 to 2.7		0.7	.,
			1.65 to 2.3		$0.35 \times V_{CC}$	V
			1.4 to 1.6		$0.35 \times V_{CC}$	
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.7 to 3.6	V _{CC} - 0.2		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
		$I_{OH} = -100 \mu A$	2.3 to 2.7	V _{CC} - 0.2		,
		$I_{OH} = -6 \text{ mA}$	2.3	2.0		V
		I _{OH} = -12 mA	2.3	1.8		V
		$I_{OH} = -18 \text{ mA}$	2.3	1.7		
		$I_{OH} = -100 \mu A$	1.65 to 2.3	V _{CC} - 0.2		
		I _{OH} = -6 mA	1.65	1.25		
		$I_{OH} = -100 \mu A$	1.4 to 1.6	V _{CC} - 0.2		,
		$I_{OH} = -2 \text{ mA}$	1.4	1.05		

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V _{OL}	LOW Level Output Voltage	$I_{OL} = 100 \mu\text{A}$	2.7 to 3.6		0.2	
		I _{OL} = 12 mA	2.7		0.4	
		I _{OL} = 18 mA	3.0		0.4	
		I _{OL} = 24 mA	3.0		0.55	
		$I_{OL} = 100 \mu A$	2.3 to 2.7		0.2	
		I _{OL} = 12 mA	2.3		0.4	V
		I _{OL} = 18 mA	2.3		0.6	
		$I_{OL} = 100 \mu A$	1.65 to 2.3		0.2	
		I _{OL} = 6 mA	1.65		0.3	
		$I_{OL} = 100 \mu A$	1.4 to 1.6		0.2	
		I _{OL} = 2 mA	1.4		0.35	
I	Input Leakage Current	$0 \le V_1 \le 3.6V$	1.4 to 3.6		±5.0	μΑ
l _{OZ}	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	1.4 to 3.6		±10	μА
		$V_I = V_{IH}$ or V_{IL}	1.4 (0 3.6		±10	μА
I _{OFF} I	Power-OFF Leakage Current	$0 \le (V_I, V_O) \le 3.6V$	0		10	μА
I _{CC}	Quiescent Supply Current	V _I = V _{CC} or GND	1.4 to 3.6		20	
		$V_{CC} \le (V_I, V_O) \le 3.6V \text{ (Note 8)}$	1.4 to 3.6		±20	μΑ
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.7 to 3.6		750	μΑ

Note 8: Outputs disabled or 3-STATE only.

AC Electrical Characteristics (Note 9)

Symbol	Parameter	Conditions	V _{cc}	T _A = -40°	C to +85°C	Units	Figure
- Cymbol		Conditions	(V)	Min	Max	Oillito	Number
t _{PHL} , t _{PLH}	Propagation Delay	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.6	3.5		
	A _n to B _n or B _n to A _n		2.5 ± 0.2	8.0	4.2		Figures 1, 2
			1.8 ± 0.15	1.5	8.4	ns	, -
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	16.8		Figures 5, 6
t _{PZL} , t _{PZH} Output	Output Enable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.6	4.5		
			2.5 ± 0.2	8.0	5.6		Figures 1, 3, 4
			1.8 ± 0.15	1.5	9.8	ns	., 0, .
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	19.6		Figures 5, 7, 8
t _{PLZ} , t _{PHZ}	Output Disable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.6	3.6		
			2.5 ± 0.2	8.0	4.0		Figures 1, 3, 4
			1.8 ± 0.15	1.5	7.2	ns	., -, .
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	14.4		Figures 5, 7, 8
t _{OSHL}	Output to Output Skew	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3		0.5		
t _{OSLH}	(Note 10)		2.5 ± 0.2		0.5	ns	
			1.8 ± 0.15		0.75		
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1		1.5		

Note 9: For $C_L = 50_p F$, add approximately 300 ps to the AC maximum specification.

Note 10: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	v _{cc}	T _A = 25°C	Units
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.3	
			2.5	0.7	V
			3.3	1.0	
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.3	
			2.5	-0.7	V
			3.3	-1.0	
V _{OHV}	Quiet Output Dynamic Valley VOH	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.3	
			2.5	1.7	V
			3.3	2.0	

Capacitance

Symbol	Parameter	Conditions	$T_A = +25^{\circ}C$	Units
Cymbol	r dramotor	Conditions	Typical	
C _{IN}	Input Capacitance	$V_{I} = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	6.0	pF
C _{I/O}	Input/Output Capacitance	$V_I = 0V$ or V_{CC} , $V_{CC} = 1.8V$, 2.5V or 3.3V	7.0	pF
C _{PD}	Power Dissipation Capacitance	$V_I = 0V \text{ or } V_{CC}, f = 10 \text{ MHz}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	20.0	pF

AC Loading and Waveforms (V_{CC} 3.3V \pm 0.3V to 1.8V \pm 0.15V)




FIGURE 1. AC Test Circuit

TEST	SWITCH
t _{PLH} , t _{PHL}	Open
t _{PZL} , t _{PLZ}	6V at $V_{CC} = 3.3V \pm 0.3V$;
	V_{CC} x 2 at V_{CC} = 2.5V \pm 0.2V; 1.8V \pm 0.15V
t _{PZH} , t _{PHZ}	GND




FIGURE 2. Waveform for Inverting and Non-Inverting Functions




FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic





FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic

Symbol	V _{cc}					
Cymbol	$3.3V \pm 0.3V$	$2.5V \pm 0.2V$	1.8V ± 0.15V			
V _{mi}	1.5V	V _{CC} /2	V _{CC} /2			
V_{mo}	1.5V	V _{CC} /2	V _{CC} /2			
V _X	V _{OL} + 0.3V	V _{OL} + 0.15V	V _{OL} + 0.15V			
V _Y	V _{OH} – 0.3V	V _{OH} – 0.15V	V _{OH} – 0.15V			

AC Loading and Waveforms (V $_{CC}$ 1.5 \pm 0.1V)



t_{PLH}, t_{PHL}	
t_{PZH}, t_{PHZ}	
t_{PZL} , t_{PLZ}	

TEST	SWITCH
t _{PLH} , t _{PHL}	Open
t_{PZL}, t_{PLZ}	V_{CC} x 2 at V_{CC} = 1.5V \pm 0.1V
t _{PZH} , t _{PHZ}	GND

FIGURE 5. AC Test Circuit




FIGURE 6. Waveform for Inverting and Non-Inverting Functions




FIGURE 7. 3-STATE Output High Enable and Disable Times for Low Voltage Logic







FIGURE 8. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic


Symbol	V _{CC}
Cymbol	1.5V ± 0.1V
V_{mi}	V _{CC} /2
V_{mo}	V _{CC} /2
V _X	V _{OL} + 0.1V
V_{Y}	V _{OH} – 0.1V



Physical Dimensions inches (millimeters) unless otherwise noted (Continued)








NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-241, VARIATION AC
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994

MLP020BrevA

20-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC MO-241, 2.5 x 4.5mm
Package Number MLP020B
(Preliminary)



Package Number MTC20

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com