



Low Cost, High Performance, CMOS Rail-to-Rail Output Operational Amplifier

AD8692

FEATURES

Offset voltage: 400 μ V typ

Low offset voltage drift: 6 μ V/ $^{\circ}$ C maximum

Very low input bias currents: 1 pA maximum

Low noise: 8 nV/ $\sqrt{\text{Hz}}$

Low distortion: 0.0006%

Wide bandwidth: 10 MHz

Unity gain stable

Single-supply operation: 2.7 V to 6 V

APPLICATIONS

Photodiode amplification

Battery-powered instrumentation

Medical instruments

Multipole filters

Sensors

Portable audio devices

GENERAL DESCRIPTION

The AD8692 is a low cost, dual rail-to-rail output, single-supply amplifier featuring low offset voltage, low input voltage and current noise, and wide signal bandwidth. The combination of low offset, low noise, very low input bias currents, and high speed makes this amplifier useful in a wide variety of applications. Filters, integrators, photodiode amplifiers, and high impedance sensors all benefit from the combination of performance features. Audio and other ac applications benefit from the wide bandwidth and low distortion.

PIN CONFIGURATIONS



Figure 1. 8-Lead MSOP Pin Configuration




Figure 2. 8-Lead SOIC Pin Configuration

Applications for this amplifier include PA controls, laser diode control loops, portable and loop-powered instrumentation, audio amplification for portable devices, and ASIC input and output amplifiers.

The AD8692 is specified over the extended industrial temperature range of -40°C to $+125^{\circ}\text{C}$. The AD8692 is available in the micro-SOIC and 8-lead narrow SOIC surface-mount packages.

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.326.8703
www.analog.com
© 2004 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Electrical Characteristics	3	Typical Performance Characteristics	6
Absolute Maximum Ratings.....	5	Outline Dimensions	11
Thermal Characteristics	5	Ordering Guide	11
ESD Caution.....	5		

REVISION HISTORY

10/04—Revision 0: Initial Version

ELECTRICAL CHARACTERISTICS

$V_S = 2.7\text{ V}$, $V_{CM} = V_S/2$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 1.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}	$V_{CM} = -0.3\text{ V to }+1.6\text{ V}$ $V_{CM} = -0.1\text{ V to }+1.6\text{ V}; -40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.4	2.0	mV
Input Bias Current	I_B	$-40^\circ\text{C} < T_A < +85^\circ\text{C}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.2	1	pA
Input Offset Current	I_{OS}	$-40^\circ\text{C} < T_A < +85^\circ\text{C}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.1	0.5	pA
Input Voltage Range			-0.3		+1.6	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = -0.3\text{ V to }+1.6\text{ V}$ $V_{CM} = -0.1\text{ V to }+1.6\text{ V}; -40^\circ\text{C} < T_A < +125^\circ\text{C}$	70	90		dB
Large Signal Voltage Gain	A_{VO}	$R_L = 2\text{ k}\Omega$, $V_O = 0.5\text{ V to }2.2\text{ V}$	65	85		dB
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$		90	250		V/mV
				1.3	6.0	$\mu\text{V}/^\circ\text{C}$
OUTPUT CHARACTERISTICS						
Output Voltage High	V_{OH}	$I_L = 1\text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	2.64	2.66		V
Output Voltage Low	V_{OL}	$I_L = 1\text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	2.6	25	40	V
Short-Circuit Current	I_{SC}				50	mV
Closed-Loop Output Impedance	Z_{OUT}	$f = 1\text{ MHz}$, $A_V = 1$		± 20		mV
				12		mA
POWER SUPPLY						
Power-Supply Rejection Ratio	PSRR	$V_S = 2.7\text{ V to }5.5\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	80	95		dB
Supply Current/Amplifier	I_{SY}	$V_O = 0\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	75	95		dB
				0.85	0.95	mA
					1.2	mA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 2\text{ k}\Omega$		5		V/ μs
Settling Time	t_S	To 0.01%		1		μs
Gain Bandwidth Product	GBP			10		MHz
Phase Margin	ϕ_o			60		Degrees
Total Harmonic Distortion + Noise	THD+N	$G = 1$, $R_L = 600\text{ }\Omega$, $f = 1\text{ kHz}$, $V_O = 250\text{ mV p-p}$		0.003		%
NOISE PERFORMANCE						
Voltage Noise	$e_{n\text{ p-p}}$	$f = 0.1\text{ Hz to }10\text{ Hz}$		1.6	3.0	$\mu\text{V p-p}$
Voltage Noise Density	e_n	$f = 1\text{ kHz}$		8	12	$\text{nV}/\sqrt{\text{Hz}}$
	e_n	$f = 10\text{ kHz}$		6.5		$\text{nV}/\sqrt{\text{Hz}}$
Current Noise Density	i_n	$f = 1\text{ kHz}$		0.05		$\text{pA}/\sqrt{\text{Hz}}$

AD8692

$V_S = 5.0\text{ V}$, $V_{CM} = V_S/2$, $T_A = 5^\circ\text{C}$, unless otherwise noted.

Table 2.

Parameter	Symbol	Conditions	A Grade			Unit
			Min	Typ	Max	
INPUT CHARACTERISTICS						
Offset Voltage	V _{OS}	V _{CM} = −0.3 V to +3.9 V V _{CM} = −0.1 V to +3.9 V; −40°C < T _A < +125°C		0.4	2.0	mV
Input Bias Current	I _B			0.2	1	pA
		−40°C < T _A < +85°C			50	pA
Input Offset Current	I _{OS}	−40°C < T _A < +125°C			260	pA
		−40°C < T _A < +85°C		0.1	0.5	pA
		−40°C < T _A < +125°C			20	pA
Input Voltage Range			−0.3		+3.9	V
Common-Mode Rejection Ratio	CMRR	V _{CM} = −0.3 V to +3.9 V	75	95		dB
		V _{CM} = −0.1 V to +3.9 V; −40°C < T _A < +125°C	70	95		dB
Large Signal Voltage Gain	A _{VO}	V _O = 0.5 V to 4.5 V, R _L = 2 kΩ, V _{CM} = 0 V	250	2,000		V/mV
Offset Voltage Drift	ΔV _{OS} /ΔT			1.3	6	μV/°C
OUTPUT CHARACTERISTICS						
Output Voltage High	V _{OH}	I _L = 1 mA I _L = 10 mA −40°C to +125°C	4.96 4.7 4.6	4.98 4.78		V V V
Voltage Low	V _{OL}	I _L = 1 mA I _L = 10 mA −40°C to +125°C		16.5 165	40 210	mV mV mV
Short-Circuit Current	I _{SC}			±80		mA
Closed-Loop Output Impedance	Z _{OUT}	f = 1 MHz, A _v = 1		10		Ω
POWER SUPPLY						
Power-Supply Rejection Ratio	PSRR	V _S = 2.7 V to 5.5 V −40°C < T _A < +125°C	80 75	95 95		dB dB
Supply Current/Amplifier	I _{SY}	V _O = 0 V −40°C < T _A < +125°C		0.95	1.05 1.3	mA mA
DYNAMIC PERFORMANCE						
Slew Rate	SR	R _L = 2 kΩ		5		V/μs
Settling Time	t _s	To 0.01%		1		μs
Full Power Bandwidth	BW _P	<1% distortion		360		kHz
Gain Bandwidth Product	GBP			10		MHz
Phase Margin	∅ _o			65		Degrees
Total Harmonic Distortion + Noise	THD+N	G = 1, R _L = 600 Ω, f = 1 kHz, V _o = 1 V p-p		0.0006		%
NOISE PERFORMANCE						
Voltage Noise	e _{n p-p}	f = 0.1 Hz to 10 Hz		1.6	3.0	μV p-p
Voltage Noise Density	e _n	f = 1 kHz		8	12	nV/√Hz
	e _n	f = 10 kHz		6.5		nV/√Hz
Current Noise Density	i _n	f = 1 kHz		0.05		pA/√Hz

ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 3.

Parameters	Ratings
Supply Voltage	6 V
Input Voltage	$V_{SS} - 0.3\text{ V}$ to $V_{DD} + 0.3\text{ V}$
Differential Input Voltage	$\pm 6\text{ V}$
Output Short-Circuit Duration to Gnd ¹	Observe derating curves
Storage Temperature Range	-65°C to $+150^\circ\text{C}$
Operating Temperature Range	-40°C to $+125^\circ\text{C}$
Junction Temperature Range	-65°C to $+150^\circ\text{C}$
Lead Temperature Range (Soldering, 60 s)	300°C

¹ θ_{JA} is specified for the worst-case conditions, that is, the device soldered in the circuit board for surface-mount packages.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL CHARACTERISTICS

Table 4.

Package Type	θ_{JA}	θ_{JC}	Unit
8-Lead MSOP (RM)	210	45	$^\circ\text{C}/\text{W}$
8-Lead SOIC (R)	158	43	$^\circ\text{C}/\text{W}$

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



TYPICAL PERFORMANCE CHARACTERISTICS

$V_S = +5\text{ V}$ or $\pm 2.5\text{ V}$.




Figure 3. Input Offset Voltage Distribution




Figure 4. Input Offset Voltage Drift Distribution




Figure 5. Input Offset Voltage vs. Common-Mode Voltage




Figure 6. Input Bias Current vs. Temperature




Figure 7. Supply Current vs. Supply Voltage




Figure 8. Supply Current vs. Temperature




Figure 9. Output Voltage to Supply Rail vs. Load Current




Figure 12. Open-Loop Gain and Phase vs. Frequency



Figure 10. Output Voltage Swing vs. Temperature
($I_L = 1 \text{ mA}$)

Figure 13. CMRR vs. Frequency



Figure 11. Output Voltage Swing vs. Temperature
($I_L = 10 \text{ mA}$)

Figure 14. PSRR vs. Frequency




Figure 15. Closed-Loop Output Impedance vs. Frequency




Figure 16. Small Signal Overshoot vs. Load Capacitance




Figure 17. Small Signal Transient Response




Figure 18. Large Signal Transient Response




Figure 19. Positive Overload Recovery




Figure 20. Negative Overload Recovery




Figure 21. THD + N vs. Frequency




Figure 23. Voltage Noise Density




Figure 22. 0.1 Hz to 10 Hz Input Voltage Noise




Figure 24. Channel Separation

$V_S = +2.7\text{ V}$ or $\pm 1.35\text{ V}$.




Figure 25. Input Offset Voltage Distribution




Figure 28. Output Voltage Swing vs. Temperature




Figure 26. Input Offset Voltage vs. Common-Mode Voltage




Figure 29. Large Signal Transient Response




Figure 27. Output Voltage to Supply Rail vs. Load Current

OUTLINE DIMENSIONS




Figure 30. 8-Lead Mini Small Outline Package [MSOP]
(RM-8)
Dimensions shown in millimeters




Figure 31. 8-Lead Standard Small Outline Package [SOIC]
(R-8)
Dimensions shown in millimeters and (inches)

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Branding
AD8692ARMZ-R2 ¹	−40°C to +125°C	8-Lead MSOP	RM-8	APA
AD8692ARMZ-REEL ¹	−40°C to +125°C	8-Lead MSOP	RM-8	APA
AD8692ARZ ¹	−40°C to +125°C	8-Lead SOIC	R-8	
AD8692ARZ-REEL ¹	−40°C to +125°C	8-Lead SOIC	R-8	
AD8692ARZ-REEL7 ¹	−40°C to +125°C	8-Lead SOIC	R-8	

¹ Z = Pb-free part.

AD8692

NOTES