

# 16K x 16 Bit Synchronous Fast Static RAM

The MCM62990A is a 262,144 bit synchronous static random access memory organized as 16,384 words of 16 bits, fabricated using Motorola's high-performance silicon-gate CMOS technology. The device integrates a 16K x 16 SRAM core with advanced peripheral circuitry. Inputs to the device fall into two categories: synchronous and asynchronous. All synchronous inputs pass through positive-edge-triggered registers controlled by a single clock input (K). The synchronous inputs include all addresses, the two chip enables (SE and  $\overline{SE}$ ), and the synchronous write enable (SW).

Asynchronous inputs include the asynchronous byte write strobes ( $\overline{AWL}$  and  $\overline{AWH}$ ), output enable ( $\overline{G}$ ), data input (DQ0 – DQ15), and the data latch enable (DL). Input data can be asynchronously latched by DL to provide simplified data-in timings during write cycles.

Address and write control are registered on-chip which greatly simplifies write cycles. Dual write strobes ( $\overline{AWL}$  and  $\overline{AWH}$ ) are provided to allow individually writable bytes.  $\overline{AWL}$  controls DQ0 – DQ7, the lower bits while  $\overline{AWH}$  controls DQ8 – DQ15, the upper bits. In addition, the AWs allow late write cycles to be aborted if they are "false" during the low period of the clock. Dual chip enables (SE and  $\overline{SE}$ ) are provided, allowing address decoding to be accomplished on-chip when the device is used in a dual bank mode.

An input data latch is provided. When data latch enable (DL) is high, the data latch is in the transparent state. When DL is low, the data latch is in the latched state. This data input latch simplifies write cycles by guaranteeing data hold time in a simple fashion.


Additional power supply pins have been utilized and placed on the package for maximum performance. In addition, one set of power pins is electrically isolated from the other two and supplies power only to the output buffers. This allows connecting the output buffers to 3.3 V instead of 5.0 V if desired. If 3.3 V output levels are chosen, the output buffer impedance in the "high" state is approximately equal to the impedance in the "low" state which allows simple yet effective transmission line terminations to be achieved.

The MCM62990A will be available in a 52 pin plastic leaded chip carrier (PLCC).

Typical applications for this device are cache memory and tag RAMs, memory in systems which are pipelined and systems which require wide data bus widths and reduced parts count.


- Single 5 V  $\pm$  10% Power Supply
- Choice of 5 V or 3.3 V Power Supplies for Output Buffers
- Fast Access Times: 12/15/20/25 ns Max
- Byte Writable via Dual Write Strokes with Abort Write Capability
- Separate Data Input Latch for Simplified Write Cycles
- Clock Controlled Registered Address, Write Control, and Dual Chip Enables
- Common Data Inputs and Data Outputs
- Output Enable Controlled Three-State Outputs
- High Output Drive Capability: 85 pF/Output at Rated Access Time
- High Board Density 52 Lead PLCC Package

## MCM62990A



**FN PACKAGE  
PLASTIC  
CASE 778-02**

### PIN ASSIGNMENT




### PIN NAMES

A0 – A13	Address Inputs
K	Clock Input
DL	Data Latch Enable
SW	Synchronous Write Enable
$\overline{AWL}$	Lower Byte Async Write Strobe
$\overline{AWH}$	Upper Byte Async Write Strobe
SE	Synchronous Chip Enable
$\overline{SE}$	Synchronous Chip Enable
$\overline{G}$	Asynchronous Output Enable
DQ0 – DQ15	Data Input/Output
VCC	+ 5 V Power Supply
VCCQ	Output Buffer Power Supply
VSSQ	Output Buffer Ground
VSS	Ground
NC	No Connection

All power supply and ground pins must be connected for proper operation of the device.  
 $VCC \geq VCCQ$  at all times including power up.

### BLOCK DIAGRAM



**TRUTH TABLE** (See Notes)

SEs	SW	AWL	AWH	DL	G	Mode	Supply Current	I/O Status
F	X	X	X	X	X	Deselected Cycle	ISB	High-Z
T	H	X	X	X	H	Read Cycle	ICC	High-Z
T	H	X	X	X	L	Read Cycle	ICC	Data Out
T	L	L	L	H	X	Write Cycle All Bits Transparent Data In	ICC	High-Z
T	L	H	H	X	X	Aborted Write Cycle	ICC	High-Z
T	L	L	H	H	X	Write Cycle Lower 8 Bits Transparent Data In	ICC	High-Z
T	L	H	L	L	X	Write Cycle Upper 8 Bits Latched Data In	ICC	High-Z

**NOTES:**

1. True (T) is SE = 1 and SE-bar = 0.
2. Registered inputs (Addresses, SW, SE, and SE-bar) satisfy the specified setup and hold times about the rising edge of clock (K). Data-in satisfies the specified setup and hold times for DL.
3. A transparent write cycle is defined by DL high during the write cycle.
4. A latched write cycle is defined by DL transitioning low during the write cycle and satisfying the specified setup and hold times.

**ABSOLUTE MAXIMUM RATINGS** (Voltages Referenced to  $V_{SS} = V_{SSQ} = 0$  V)

Rating	Symbol	Value	Unit
Power Supply Voltage	$V_{CC}$	- 0.5 to + 7.0	V
Voltage Relative to $V_{SS}/V_{SSQ}$ for Any Pin Except $V_{CC}$ and $V_{CCQ}$	$V_{in}, V_{out}$	- 0.5 to $V_{CC} + 0.5$	V
Output Current (per I/O)	$I_{out}$	$\pm 20$	mA
Power Dissipation	$P_D$	2.0	W
Temperature Under Bias	$T_{bias}$	- 10 to + 85	$^{\circ}C$
Operating Temperature	$T_A$	0 to +70	$^{\circ}C$
Storage Temperature	$T_{stg}$	- 55 to + 125	$^{\circ}C$

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established.

This device contains circuitry that will ensure the output devices are in High-Z at power up.

**DC OPERATING CONDITIONS AND CHARACTERISTICS**

( $V_{CC} = V_{CCQ} = 5.0$  V  $\pm 10\%$ ,  $T_A = 0$  to + 70 $^{\circ}C$ , Unless Otherwise Noted)

**RECOMMENDED OPERATING CONDITIONS** (Voltages referenced to  $V_{SS} = V_{SSQ} = 0$  V)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage (Operating Voltage Range)	$V_{CC}^{**}$	4.5	5.0	5.5	V
Output Buffer Supply Voltage (5.0 V TTL Compatible) (3.3 V 50 $\Omega$ Compatible) ( $V_{CCQ}$ must be $\leq V_{CC}$ at all times, including power up.)	$V_{CCQ}$	4.5 3.0	5.0 3.3	5.5 3.6	V
Input High Voltage	$V_{IH}$	2.2	—	$V_{CC} + 0.3$	V
Input Low Voltage	$V_{IL}$	- 0.5*	—	0.8	V

\*  $V_{IL}$  (min) = - 3.0 V ac (pulse width  $\leq 20$  ns)

\*\*  $V_{CC}$  must be  $\geq V_{CCQ}$  at all times, including power up.

**DC CHARACTERISTICS**

Parameter	Symbol	Min	Typ	Max	Unit
Input Leakage Current (All Inputs, $V_{in} = 0$ to $V_{CC}$ )	$I_{lkg(I)}$	—	—	$\pm 1.0$	$\mu A$
Output Leakage Current ( $\bar{G} = V_{IH}$ )	$I_{lkg(O)}$	—	—	$\pm 1.0$	$\mu A$
AC Supply Current ( $\bar{G} = V_{IH}$ , $I_{out} = 0$ mA, All Inputs = $V_{IL}$ or $V_{IH}$ , $V_{IL} = 0$ V and $V_{IH} \geq 3.0$ V, Cycle Time $\geq t_{KHKH}$ min)	$I_{CCA12}$ $I_{CCA15}$ $I_{CCA20}$ $I_{CCA25}$	—	295 275 265 255	350 330 320 310	mA
Standby Current ( $\bar{E} = V_{IH}$ , $E = V_{IL}$ , $I_{out} = 0$ mA, All Inputs = $V_{IL}$ or $V_{IH}$ , $V_{IL} = 0$ V and $V_{IH} \geq 3.0$ V, Cycle Time $\geq t_{KHKH}$ min)	$I_{SB}$	—	40	50	mA
Output Low Voltage ( $I_{OL} = + 8.0$ mA)	$V_{OL}$	—	—	0.4	V
Output High Voltage ( $I_{OH} = - 4.0$ mA)	$V_{OH}$	2.4	—	—	V

**CAPACITANCE** ( $f = 1.0$  MHz,  $dV = 3.0$  V,  $T_A = 25^{\circ}C$ , Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Typ	Max	Unit
Input Capacitance (All Pins Except DQ0 – DQ15)	$C_{in}$	4	6	pF
Input/Output Capacitance (DQ0 – DQ15)	$C_{out}$	8	10	pF

## AC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 5.0 V ± 10%, V<sub>CCQ</sub> = 3.3 V or 5.0 V ± 10%, T<sub>A</sub> = 0 to +70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level ..... 1.5 V  
 Input Pulse Levels ..... 0 to 3.0 V  
 Input Rise/Fall Time ..... 3 ns

Output Timing Reference Level ..... 1.5 V  
 Output Load ..... See Figure 1A Unless Otherwise Noted

### READ AND WRITE CYCLE TIMING (See Notes 2 and 3)

Parameter	Symbol	62990A-12		62990A-15		62990A-20		62990A-25		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Cycle Times Clock High to Clock High	t <sub>KHKH</sub>	15	—	15	—	20	—	25	—	ns	
Access Times Clock High to Output Valid Output Enable Low to Output Valid	t <sub>KHQV</sub> t <sub>GLQV</sub>	— —	12 5	— —	15 6	— —	20 8	— —	25 10	ns	4
Aborted Write Cycles Clock Low to Asynchronous Write Strobes ( $\overline{AWL}$ , $\overline{AWH}$ ) High Clock High to $\overline{AWx}$ Invalid	t <sub>KLAWxH</sub> t <sub>KHAWxL</sub>	— 2	0 —	— 2	0 —	— 2	0 —	— 2	0 —	ns	
Output Buffer Control Asynchronous Output Enable ( $\overline{G}$ ) High to Output High Z $\overline{G}$ Low to Output Low Z Reads: Clock (K) High to Output Low Z After Deselect or Write Data Out Hold After Clock High Writes: K High to Output High Z After Read	t <sub>GHQZ</sub> t <sub>GLQX</sub> t <sub>KHQX1</sub> t <sub>KHQX2</sub> t <sub>KHQZ</sub>	2 2 8 5 3	5 — — — 10	2 2 8 5 3	5 — — — 10	2 2 8 5 3	5 — — — 10	2 2 8 5 3	5 — — — 10	ns	1 1 1 5 1
Clock Clock High Time Clock Low Time	t <sub>KHKL</sub> t <sub>KLKH</sub>	4 7	— —	4 8	— —	4 10	— —	4 10	— —	ns	
Setup Times Address Valid to Clock High Synchronous Write ( $\overline{SW}$ ) Valid to Clock High Synchronous Enables ( $\overline{SE}$ , $\overline{SE}$ ) Valid to Clock High Writes: Data-In Valid to Clock High $\overline{AWL}$ , $\overline{AWH}$ Low to Clock High Data Latch: Data-In Valid to DL Low	t <sub>AVKH</sub> t <sub>SWVKH</sub> t <sub>SEVKH</sub> t <sub>DVKH</sub> t <sub>AWxLKH</sub> t <sub>DVDLL</sub>	3 3 3 5 6 2	— — — — — —	3 3 3 6 6 2	— — — — — —	3 3 3 6 6 2	— — — — — —	3 3 3 7 7 2	— — — — — —	ns	5 5 5 2, 5 5 3, 5
Hold Times Clock High to Address Invalid Clock High to $\overline{SW}$ Invalid Clock High to $\overline{SE}$ , $\overline{SE}$ Invalid Writes: Clock High to Data-In Invalid Clock High to $\overline{AWL}$ , $\overline{AWH}$ High Clock High to DL High Data Latch: DL Low to Data-In Invalid DL High to Clock High	t <sub>KHAX</sub> t <sub>KHSWX</sub> t <sub>KHSEX</sub> t <sub>KHDX</sub> t <sub>KHAWxH</sub> t <sub>KHDLH</sub> t <sub>DLLDX</sub> t <sub>DLHKH</sub>	2 3 3 2 2 2 2 5	— — — — — — — —	2 3 3 2 2 2 2 6	— — — — — — — —	2 3 3 2 2 2 2 6	— — — — — — — —	2 3 3 2 2 2 2 7	— — — — — — — —	ns	5 5 5 2, 5 5 3, 5 3, 5 3, 5

#### NOTES:

- Transition is measured ± 500 mV from steady-state voltage with output load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, t<sub>KHQZ</sub> is less than t<sub>KHQX</sub> and t<sub>GHQZ</sub> is less than t<sub>GLQX</sub> for a given device.
- A transparent write cycle is defined by DL high during the write cycle.
- A latched write cycle is defined by DL transitioning low during the write cycle and satisfying the specified hold time for the rising edge of clock (K).
- Into rated load of 85 pF equivalent resistive load (see Figure 1A).
- This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for all rising edges of clock (K) or falling edges of data latch enable (DL).

## AC TEST LOADS




Figure 1A






Figure 1B


## READ CYCLES



### READ-UNLATCHED WRITE-READ CYCLES



## WRITE CYCLES




### ORDERING INFORMATION (Order by Full Part Number)

**MCM**   **62990A**   **FN**   **XX**  
 Motorola Memory Prefix \_\_\_\_\_  
 Part Number \_\_\_\_\_  
 Speed (12 = 12 ns, 15 = 15 ns, 20 = 20 ns, 25 = 25 ns)  
 Package (FN = PLCC)

Full Part Numbers — MCM62990AFN12   MCM62990AFN15   MCM62990AFN20   MCM62990AFN25

# PACKAGE DIMENSIONS

## FN PACKAGE 52-LEAD PLCC CASE 778-02



### NOTES:

1. DUE TO SPACE LIMITATION, CASE 778-02 SHALL BE REPRESENTED BY A GENERAL (SMALLER) CASE OUTLINE DRAWING RATHER THAN SHOWING ALL 52 LEADS.
2. DATUMS -L-, -M-, -N-, AND -P- DETERMINED WHERE TOP OF LEAD SHOULDER EXIT PLASTIC BODY AT MOLD PARTING LINE.
3. DIM G1, TRUE POSITION TO BE MEASURED AT DATUM -T-, SEATING PLANE.
4. DIM R AND U DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS 0.25 (0.010) PER SIDE.
5. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
6. CONTROLLING DIMENSION: INCH.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

### Literature Distribution Centers:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



◇ CODELINE TO BE PLACED HERE

MCM62990A/D

