#### **Features**

- Ultra High Performance
  - System Speeds to 100 MHz
  - Array Multipliers > 50 MHz
  - 10 ns Flexible SRAM
  - Internal Tri-state Capability in Each Cell
- FreeRAM
  - Flexible, Single/Dual Port, Synchronous/Asynchronous 10 ns SRAM
  - 2,048 18,432 Bits of Distributed SRAM Independent of Logic Cells
- 128 384 PCI Compliant I/Os
  - Programmable Output Drive
  - Fast, Flexible Array Access Facilitates Pin Locking
  - Pin-compatible with XC4000, XC5200 FPGAs
- 8 Global Clocks
  - Fast, Low Skew Clock Distribution
  - Programmable Rising/Falling Edge Transitions
  - Distributed Clock Shutdown Capability for Low Power Management
  - Global Reset/Asynchronous Reset Options
  - 4 Additional Dedicated PCI Clocks
- Cache Logic<sup>®</sup> Dynamic Full/Partial Re-configurability In-System
  - Unlimited Re-programmability via Serial or Parallel Modes
  - Enables Adaptive Designs
  - Enables Fast Vector Multiplier Updates
  - QuickChange<sup>™</sup> Tools for Fast, Easy Design Changes
- Pin-compatible Package Options
  - Plastic Leaded Chip Carriers (PLCC)
  - Thin, Plastic Quad Flat Packs (LQFP, TQFP, PQFP)
- Industry-standard Design Tools
  - Seamless Integration (Libraries, Interface, Full Back-annotation) with Everest, Exemplar<sup>™</sup>, Mentor<sup>®</sup>, OrCAD<sup>®</sup>, Synopsys<sup>®</sup>, Verilog<sup>®</sup>, Viewlogic<sup>®</sup>, Synplicity<sup>®</sup>
  - Timing Driven Placement & Routing
  - Automatic/Interactive Multi-chip Partitioning
  - Fast, Efficient Synthesis
  - Over 75 Automatic Component Generators Create 1000s of Reusable, Fully Deterministic Logic and RAM Functions
- Easy Migration to Atmel Gate Arrays for High Volume Production
- Supply Voltage 3.3V
- 5V I/O Tolerant
- Green (Pb/Halide-free/RoHS Compliant) Package Options Available



5K - 50K Gates Coprocessor FPGA with FreeRAM<sup>™</sup>

AT40K05AL AT40K10AL AT40K20AL AT40K40AL





**Table 1.** AT40KAL Family<sup>(1)</sup>

Device	AT40K05AL	AT40K10AL	AT40K10AL AT40K20AL	
Usable Gates	5K - 10K	10K - 20K	20K - 30K	40K - 50K
Rows x Columns	16 x 16	24 x 24	32 x 32	48 x 48
Cells	256	576	1,024	2,304
Registers	496 <sup>(1)</sup>	954 <sup>(1)</sup>	1,520 <sup>(1)</sup>	3,048 <sup>(1)</sup>
RAM Bits	2,048	4,608	8,192	18,432
I/O (Maximum)	128	192	256	384

Note: 1. Packages with FCK will have 8 less registers.

#### **Description**

The AT40KAL is a family of fully PCI-compliant, SRAM-based FPGAs with distributed 10 ns programmable synchronous/asynchronous, dual-port/single-port SRAM, 8 global clocks, Cache Logic ability (partially or fully reconfigurable without loss of data), automatic component generators, and range in size from 5,000 to 50,000 usable gates. I/O counts range from 128 to 384 in industry standard packages ranging from 84-pin PLCC to 352-ball Square BGA, and support 3.3V designs.

The AT40KAL is designed to quickly implement high-performance, large gate count designs through the use of synthesis and schematic-based tools used on a PC or Sun platform. Atmel's design tools provide seamless integration with industry standard tools such as Synplicity, ModelSim, Exemplar and Viewlogic. See the "IDS Datasheet" available on the Atmel web site (http://www.atmel.com/atmel/acrobat/doc1421.pdf) for a list of other supported tools.

The AT40KAL can be used as a coprocessor for high-speed (DSP/processor-based) designs by implementing a variety of computation intensive, arithmetic functions. These include adaptive finite impulse response (FIR) filters, fast Fourier transforms (FFT), convolvers, interpolators and discrete-cosine transforms (DCT) that are required for video compression and decompression, encryption, convolution and other multimedia applications.

# Fast, Flexible and Efficient SRAM

The AT40KAL FPGA offers a patented distributed 10 ns SRAM capability where the RAM can be used without losing logic resources. Multiple independent, synchronous or asynchronous, dual-port or single-port RAM functions (FIFO, scratch pad, etc.) can be created using Atmel's macro generator tool.

# Fast, Efficient Array and Vector Multipliers

The AT40KAL's patented 8-sided core cell with direct horizontal, vertical and diagonal cell-to-cell connections implements ultra fast array multipliers without using any busing resources. The AT40KAL's Cache Logic capability enables a large number of design coefficients and variables to be implemented in a very small amount of silicon, enabling vast improvement in system speed at much lower cost than conventional FPGAs.

#### Cache Logic Design

The AT40KAL, AT6000 and FPSLIC families are capable of implementing Cache Logic (dynamic full/partial logic reconfiguration, without loss of data, on-the-fly) for building adaptive logic and systems. As new logic functions are required, they can be loaded into the logic cache without losing the data already there or disrupting the operation of the rest of the chip; replacing or complementing the active logic. The AT40KAL can act as a reconfigurable coprocessor.

## Automatic Component Generators

The AT40KAL FPGA family is capable of implementing user-defined, automatically generated, macros in multiple designs; speed and functionality are unaffected by the macro orientation or density of the target device. This enables the fastest, most predictable and efficient FPGA design approach and minimizes design risk by reusing already proven functions. The Automatic Component Generators work seamlessly with industry standard schematic and synthesis tools to create the fastest, most efficient designs available.

The patented AT40KAL series architecture employs a symmetrical grid of small yet powerful cells connected to a flexible busing network. Independently controlled clocks and resets govern every column of cells. The array is surrounded by programmable I/O.

Devices range in size from 5,000 to 50,000 usable gates in the family, and have 256 to 3,048 registers. Pin locations are consistent throughout the AT40KAL series for easy design migration in the same package footprint. The AT40KAL series FPGAs utilize a reliable 0.35µ triple-metal, CMOS process and are 100% factory-tested. Atmel's PC-and workstation-based integrated development system (IDS) is used to create AT40KAL series designs. Multiple design entry methods are supported.

The Atmel architecture was developed to provide the highest levels of performance, functional density and design flexibility in an FPGA. The cells in the Atmel array are small, efficient and can implement any pair of Boolean functions of (the same) three inputs or any single Boolean function of four inputs. The cell's small size leads to arrays with large numbers of cells, greatly multiplying the functionality in each cell. A simple, high-speed busing network provides fast, efficient communication over medium and long distances.






# The Symmetrical Array

At the heart of the Atmel architecture is a symmetrical array of identical cells, see Figure 1. The array is continuous from one edge to the other, except for bus repeaters spaced every four cells, see Figure 2 on page 5. At the intersection of each repeater row and column there is a 32 x 4 RAM block accessible by adjacent buses. The RAM can be configured as either a single-ported or dual-ported RAM<sup>(1)</sup>, with either synchronous or asynchronous operation.

Note: 1. The right-most column can only be used as single-port RAM.

Figure 1. Symmetrical Array Surrounded by I/O (AT40K20AL)<sup>(1)</sup>

■ = I/O Pad --- = Repeater Row □ = FreeRAM
□ = AT40K Cell □ = Repeater Column



Note: 1. AT40KAL has registered I/Os. Group enable on every sector for tri-states on obufe's.

RH

RH

RH

RAM

Figure 2. Floor Plan (Representative Portion)<sup>(1)</sup>

RH

RH

RH

RH

RV = Vertical Repeater = Horizontal Repeater RH = Core Cell RV RV RV RAM RV RAM RH RAM RV RAM RV RV RAM RAM RH RV RV RAM RAM RV RAM RAM

Note:
1. Repeaters regenerate signals and can connect any bus to any other bus (all pathways are legal) on the same plane. Each repeater has connections to two adjacent local-bus segments and two express-bus segments. This is done automatically using the integrated development system (IDS) tool.

RH

RH

RH

RH

RAM

RV

RH

RH

RH

RH

RAM

RV





#### The Busing Network

Figure 3 on page 7 depicts one of five identical busing planes. Each plane has three bus resources: a local-bus resource (the middle bus) and two express-bus (both sides) resources. Bus resources are connected via repeaters. Each repeater has connections to two adjacent local-bus segments and two express-bus segments. Each local-bus segment spans four cells and connects to consecutive repeaters. Each express-bus segment spans eight cells and "leapfrogs" or bypasses a repeater. Repeaters regenerate signals and can connect any bus to any other bus (all pathways are legal) on the same plane. Although not shown, a local bus can bypass a repeater via a programmable pass gate allowing long on-chip tri-state buses to be created. Local/Local turns are implemented through pass gates in the cell-bus interface. Express/Express turns are implemented through separate pass gates distributed throughout the array.

Some of the bus resources on the AT40KAL are used as a dual-function resources. Table 2 shows which buses are used in a dual-function mode and which bus plane is used. The AT40KAL software tools are designed to accommodate dual-function buses in an efficient manner.

Table 2. Dual-function Buses

Function	Туре	Plane(s)	Direction	Comments
Cell Output Enable	Local	5	Horizontal and Vertical	
RAM Output Enable	Express	2	Vertical	Bus full length at array edge Bus in first column to left of RAM block
RAM Write Enable	Express	1	Vertical	Bus full length at array edge Bus in first column to left of RAM block
RAM Address	Express	1 - 5	Vertical	Buses full length at array edge Buses in second column to left of RAM block
RAM Data In	Local	1	Horizontal	Data In connects to local bus plane 1
RAM Data Out	Local	2	Horizontal	Data out connects to local bus plane 2
Clocking	Express	4	Vertical	Bus half length at array edge
Set/Reset	Express	5	Vertical	Bus half length at array edge


Figure 3. Busing Plane (One of Five)

= AT40KAL Core Cell

= Local/Local or Express/Express Turn Point

= Row Repeater

= Column Repeater






#### **Cell Connections**

Figure 4(a) depicts direct connections between a cell and its eight nearest neighbors. Figure 4(b) shows the connections between a cell and five horizontal local buses (1 per busing plane) and five vertical local buses (1 per busing plane).

Figure 4. Cell Connections



(a) Cell-to-cell Connections

(b) Cell-to-bus Connections


#### The Cell

Figure 5 depicts the AT40KAL cell. Configuration bits for separate muxes and pass gates are independent. All permutations of programmable muxes and pass gates are legal.  $V_n$  ( $V_1$  -  $V_5$ ) is connected to the vertical local bus in plane n.  $H_n$  ( $H_1$  -  $H_5$ ) is connected to the horizontal local bus in plane n. A local/local turn in plane n is achieved by turning on the two pass gates connected to  $V_n$  and  $H_n$ . Pass gates are opened to let signals into the cell from a local bus or to drive a signal out onto a local bus. Signals coming into the logic cell on one local bus plane can be switched onto another plane by opening two of the pass gates. This allows bus signals to switch planes to achieve greater route ability. Up to five simultaneous local/local turns are possible.

The AT40KAL FPGA core cell is a highly configurable logic block based around two 3-input LUTs (8 x 1 ROM), which can be combined to produce one 4-input LUT. This means that any core cell can implement two functions of 3 inputs or one function of 4 inputs. There is a Set/Reset D flip-flop in every cell, the output of which may be tri-stated and fed back internally within the core cell. There is also a 2-to-1 multiplexer in every cell, and an upstream AND gate in the "front end" of the cell. This AND gate is an important feature in the implementation of efficient array multipliers.

With this functionality in each core cell, the core cell can be configured in several "modes". The core cell flexibility makes the AT40KAL architecture well suited to most digital design application areas, see Figure 6.

Figure 5. The Cell





X = Diagonal Direct Connect or BusY = Orthogonal Direct Connect or Bus

W = Bus ConnectionZ = Bus ConnectionFB = Internal Feedback




Figure 6. Some Single Cell Modes






Synthesis Mode. This mode is particularly important for the use of VHDL/Verilog design. VHDL/Verilog Synthesis tools generally will produce as their output large amounts of random logic functions. Having a 4-input LUT structure gives efficient random logic optimization without the delays associated with larger LUT structures. The output of any cell may be registered, tri-stated and/or fed back into a core cell.


Arithmetic Mode is frequently used in many designs. As can be seen in the figure, the AT40KAL core cell can implement a 1-bit full adder (2-input adder with both Carry In and Carry Out) in one core cell. Note that the sum output in this diagram is registered. This output could then be tri-stated and/or fed back into the cell.



**DSP/Multiplier Mode.** This mode is used to efficiently implement array multipliers. An array multiplier is an array of bitwise multipliers, each implemented as a full adder with an upstream AND gate. Using this AND gate and the diagonal interconnects between cells, the array multiplier structure fits very well into the AT40KAL architecture.



Counter Mode. Counters are fundamental to almost all digital designs. They are the basis of state machines, timing chains and clock dividers. A counter is essentially an increment by one function (i.e., an adder), with the input being an output (or a decode of an output) from the previous stage. A 1-bit counter can be implemented in one core cell. Again, the output can be registered, tri-stated and/or fed back.




**Tri-state/Mux Mode.** This mode is used in many telecommunications applications, where data needs to be routed through more than one possible path. The output of the core cell is very often tri-statable for many inputs to many outputs data switching.

#### **RAM**

32 x 4 dual-ported RAM blocks are dispersed throughout the array, see Figure 7. A 4-bit Input Data Bus connects to four horizontal local buses distributed over four sector rows (plane 1). A 4-bit Output Data Bus connects to four horizontal local buses distributed over four sector rows (plane 2). A 5-bit Input Address Bus connects to five vertical express buses in the same column. A 5-bit Output Address Bus connects to five vertical express buses in the same column. Ain (input address) and Aout (output address) alternate positions in horizontally aligned RAM blocks. For the left-most RAM blocks, Aout is on the left and Ain is on the right. For the right-most RAM blocks, Ain is on the left and Aout is tied off, thus it can only be configured as a single port. For single-ported RAM, Ain is the READ/WRITE address port and Din is the (bi-directional) data port. Right-most RAM blocks can be used only for single-ported memories. WEN and OEN connect to the vertical express buses in the same column.

Figure 7. RAM Connections (One Ram Block)





Reading and writing of the 10 ns 32 x 4 dual-port FreeRAM are independent of each other. Reading the 32 x 4 dual-port RAM is completely asynchronous. Latches are transparent; when Load is logic 1, data flows through; when Load is logic 0, data is latched. These latches are used to synchronize Write Address, Write Enable Not, and Din signals for a synchronous RAM. Each bit in the 32 x 4 dual-port RAM is also a transparent latch. The front-end latch and the memory latch together form an edge-triggered flip flop. When a nibble (bit = 7) is (Write) addressed and LOAD is logic 1 and  $\overline{\text{WE}}$  is logic 0, data flows through the bit. When a nibble is not (Write) addressed or LOAD is logic 0 or  $\overline{\text{WE}}$  is logic 1, data is latched in the nibble. The two CLOCK muxes are controlled together; they both select CLOCK (for a synchronous RAM) or they both select "1" (for an asynchronous RAM). CLOCK is obtained from the clock for the sector-column immediately to the left and immediately above the RAM block. Writing any value to the RAM clear byte during configuration clears the RAM (see the "AT40K/40KAL Configuration Series" application note at www.atmel.com).

Figure 8. RAM Logic




Figure 9 on page 13 shows an example of a RAM macro constructed using the AT40KAL's FreeRAM cells. The macro shown is a 128 x 8 dual-ported asynchronous RAM. Note the very small amount of external logic required to complete the address decoding for the macro. Most of the logic cells (core cells) in the sectors occupied by the RAM will be unused: they can be used for other logic in the design. This logic can be automatically generated using the macro generators.




Figure 9. RAM Example: 128 x 8 Dual-ported RAM (Asynchronous)





#### **Clocking Scheme**

There are eight Global Clock buses (GCK1 - GCK8) on the AT40KAL FPGA. Each of the eight dedicated Global Clock buses is connected to one of the dual-use Global Clock pins. Any clocks used in the design should use global clocks where possible: this can be done by using Assign Pin Locks to lock the clocks to the Global Clock locations. In addition to the eight Global Clocks, there are four Fast Clocks (FCK1 - FCK4), two per edge column of the array for PCI specification. For AT40KAL FPGAs, even the derived clocks can be routed through the Global network. Access points are provided in the corners of the array to route the derived clocks into the global clock network. The IDS software tools handle derived clocks to global clock connections automatically if used.

Each column of an array has a "Column Clock mux" and a "Sector Clock mux". The Column Clock mux is at the top of every column of an array and the Sector Clock mux is at every four cells. The Column Clock mux is selected from one of the eight Global Clock buses. The clock provided to each sector column of four cells is inverted, non-inverted or tied off to "0", using the Sector Clock mux to minimize the power consumption in a sector that has no clocks. The clock can either come from the Column Clock or from the Plane 4 express bus, see Figure 10 on page 15. The extreme-left Column Clock mux has two additional inputs, FCK1 and FCK2, to provide fast clocking to left-side I/Os. The extreme-right Column Clock mux has two additional inputs as well, FCK3 and FCK4, to provide fast clocking to right-side I/Os.

The register in each cell is triggered on a rising clock edge by default. Before configuration on power-up, constant "0" is provided to each register's clock pins. After configuration on power-up, the registers either set or reset, depending on the user's choice.

The clocking scheme is designed to allow efficient use of multiple clocks with low clock skew, both within a column and across the core cell array.

FCK (2 per Edge Column of the Array) GCK1 - GCK8 Column Clock Mux Sector Clock Mux Global Clock Line (Buried) Express Bus (Plane 4; Half Length at Edge) Repeater Sector Clock Mux

Figure 10. Clocking (for One Column of Cells)






#### **Set/Reset Scheme**

The AT40KAL family reset scheme is essentially the same as the clock scheme except that there is only one Global Reset. A dedicated Global Set/Reset bus can be driven by any User I/O, except those used for clocking (Global Clocks or Fast Clocks). The automatic placement tool will choose the reset net with the most connections to use the global resources. You can change this by using an RSBUF component in your design to indicate the global reset. Additional resets will use the express bus network.

The Global Set/Reset is distributed to each column of the array. Like Sector Clock mux, there is Sector Set/Reset mux at every four cells. Each sector column of four cells is set/reset by a Plane 5 express bus or Global Set/Reset using the Sector Set/Reset mux, see Figure 11 on page 17. The set/reset provided to each sector column of four cells is either inverted or non-inverted using the Sector Reset mux.

The function of the Set/Reset input of a register is determined by a configuration bit in each cell. The Set/Reset input of a register is active low (logic 0) by default. Setting or Resetting of a register is asynchronous. Before configuration on power-up, a logic 1 (a high) is provided by each register (i.e., all registers are set at power-up).

Figure 11. Set/Reset (for One Column of Cells)



Any User I/O can Drive Global Set/Reset Lone



I/O Structure

The AT40KAL has registered I/Os and group enable every sector for tri-states on obuf's.

PAD

The I/O pad is the one that connects the I/O to the outside world. Note that not all I/Os have pads: the ones without pads are called Unbonded I/Os. The number of unbonded I/Os varies with the device size and package. These unbonded I/Os are used to perform a variety of bus turns at the edge of the array.

**PULL-UP/PULL-DOWN** 

Each pad has a programmable pull-up and pull-down attached to it. This supplies a weak "1" or "0" level to the pad pin. When all other drivers are off, this control will dictate the signal level of the pad pin.

The input stage of each I/O cell has a number of parameters that can be programmed either as properties in schematic entry or in the I/O Pad Attributes editor in IDS.

**CMOS** 

The threshold level is a CMOS-compatible level.

**SCHMITT** 

A Schmitt trigger circuit can be enabled on the inputs. The Schmitt trigger is a regenerative comparator circuit that adds 1V hysteresis to the input. This effectively improves the rise and fall times (leading and trailing edges) of the incoming signal and can be useful for filtering out noise.

**DELAYS** 

The input buffer can be programmed to include four different intrinsic delays as specified in the AC timing characteristics. This feature is useful for meeting data hold requirements for the input signal.

DRIVE

The output drive capabilities of each I/O are programmable. They can be set to FAST, MEDIUM or SLOW (using IDS tool). The FAST setting has the highest drive capability (20 mA at 5V) buffer and the fastest slew rate. MEDIUM produces a medium drive (14 mA at 5V) buffer, while SLOW yields a standard (6 mA at 5V) buffer.

TRI-STATE

The output of each I/O can be made tri-state (0, 1 or Z), open source (1 or Z) or open drain (0 or Z) by programming an I/O's Source Selection mux. Of course, the output can be normal (0 or 1), as well.

SOURCE SELECTION MUX

The Source Selection mux selects the source for the output signal of an I/O.

## Primary, Secondary and Corner I/Os

The AT40KAL has three kinds of I/Os: Primary I/O, Secondary I/O and a Corner I/O. Every edge cell except corner cells on the AT40KAL has access to one Primary I/O and two Secondary I/Os.

#### Primary I/O

Every logic cell at the edge of the FPGA array has a direct orthogonal connection to and from a Primary I/O cell. The Primary I/O interfaces directly to its adjacent core cell. It also connects into the repeaters on the row immediately above and below the adjacent core cell. In addition, each Primary I/O also connects into the busing network of the three nearest edge cells. This is an extremely powerful feature, as it provides logic cells toward the center of the array with fast access to I/Os via local and express buses. It can be seen from the diagram that a given Primary I/O can be accessed from any logic cell on three separate rows or columns of the FPGA. See Figure 12 on page 20.

#### Secondary I/O

Every logic cell at the edge of the FPGA array has two direct diagonal connections to a Secondary I/O cell. The Secondary I/O is located between core cell locations. This I/O connects on the diagonal inputs to the cell above and the cell below. It also connects to the repeater of the cell above and below. In addition, each Secondary I/O also connects into the busing network of the two nearest edge cells. This is an extremely powerful feature, as it provides logic cells toward the center of the array with fast access to I/Os via local and express buses. It can be seen from the diagram that a given Secondary I/O can be accessed from any logic cell on two rows or columns of the FPGA. See Figure 13 on page 20.

#### Corner I/O

Logic cells at the corner of the FPGA array have direct-connect access to five separate I/Os: 2 Primary, 2 Secondary and 1 Corner I/O. Corner I/Os are like an extra Secondary I/O at each corner of the array. With the inclusion of Corner I/Os, an AT40KAL FPGA with n x n core cells always has 8n I/Os. As the diagram shows, Corner I/Os can be accessed both from the corner logic cell and the horizontal and vertical busing networks running along the edges of the array. This means that many different edge logic cells can access the Corner I/Os. See Figure 14 on page 21.





Figure 12. West Primary I/O (Mirrored for East I/O)




Figure 13. West Secondary I/O (Mirrored for East I/O)





Figure 14. Northwest Corner I/O (Similar NE/SE/SW Corners)





### Absolute Maximum Ratings - 3.3V Commercial/Industrial\*

Operating Temperature55°C to +125°C
Storage Temperature65 °C to +150 °C
Voltage on Any Pin with Respect to Ground0.5V to V <sub>CC</sub> +7V
Supply Voltage (V <sub>CC</sub> )0.5V to +7.0V
Maximum Soldering Temp. (10 sec. @ 1/16 in.)250°C
ESD (R <sub>ZAP</sub> = 1.5K, C <sub>ZAP</sub> = 100 pF)2000V

\*NOTICE:

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those listed under operating conditions is not implied. Exposure to Absolute Maximum Rating conditions for extended periods of time may affect device reliability.

### DC and AC Operating Range – 3.3V Operation

		Commercial	Industrial
Operating Temperature (Case)		0°C - 70°C	-40°C - 85°C
V <sub>CC</sub> Power Supply		3.3V ± 0.3V	$3.3V \pm 0.3V$
Innut Valtage Laural (CMOC)	High (V <sub>IHC</sub> )	70% - 100% V <sub>CC</sub>	70% - 100% V <sub>CC</sub>
Input Voltage Level (CMOS)	Low (V <sub>ILC</sub> )	0 - 30% V <sub>CC</sub>	0 - 30% V <sub>CC</sub>

## DC Characteristics – 3.3V Operation Commercial/Industrial

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	High-level Input Voltage	CMOS	0.7 V <sub>CC</sub>		5.5V	٧
V <sub>IL</sub>	Low-level Input Voltage	CMOS	-0.3		30% V <sub>CC</sub>	V
		$I_{OH} = 4 \text{ mA}$ $V_{CC} = V_{CC} \text{ minimum}$	2.1			V
$V_{OH}$	High-level Output Voltage	I <sub>OH</sub> = 12 mA V <sub>CC</sub> = 3.0V	2.1			V
	DL Low-level Output Voltage	I <sub>OH</sub> = 16 mA V <sub>CC</sub> = 3.0V	2.1			V
		$I_{OL} = -4 \text{ mA}$ $V_{CC} = 3.0 \text{V}$			0.4	V
$V_{OL}$	Low-level Output Voltage	I <sub>OL</sub> = -12 mA V <sub>CC</sub> = 3.0V			0.4	V
		$I_{OL}$ = -16 mA $V_{CC}$ = 3.0V			0.4	V
	High level level Access	V <sub>IN</sub> = V <sub>CC</sub> Maximum			10.0	μΑ
I <sub>IH</sub>	High-level Input Current	With pull-down, V <sub>IN</sub> = V <sub>CC</sub>	75.0	150.0	300.0	μΑ
	Law lawel lawyt Comment	$V_{IN} = V_{SS}$	-10.0			μΑ
I <sub>IL</sub>	Low-level input Current	With pull-up, $V_{IN} = V_{SS}$	-300.0	-150.0	-75.0	μΑ
	High-level Tri-state Output	Without pull-down, V <sub>IN</sub> = V <sub>CC</sub> Maximum			10.0	μΑ
I <sub>OZH</sub>	High-level Input Voltage  Low-level Input Voltage  High-level Output Voltage  Low-level Output Voltage	With pull-down, V <sub>IN</sub> = V <sub>CC</sub> Maximum	75.0	150.0	300.0	μΑ
		Without pull-up, V <sub>IN</sub> = V <sub>SS</sub>	-10.0			mA
I <sub>OZL</sub>		With pull-up, $V_{IN} = V_{SS}$	CON = -500 μA TO -125 μA	-150.0	CON = -500 μA TO -125 μA	μΑ
I <sub>CC</sub>		Standby, unprogrammed		0.6	1.0	mA
C <sub>IN</sub>	Input Capacitance	All pins			10.0	pF

Note: 1. Parameter based on characterization and simulation; it is not tested in production.





## **Power-On Power Supply Requirements**

Atmel FPGAs require a minimum rated power supply current capacity to insure proper initialization, and the power supply ramp-up time does affect the current required. A fast ramp-up time requires more current than a slow ramp-up time.

Table 3. Power-On Power Supply Requirements<sup>(1)</sup>

Device	Description	Maximum Current <sup>(2)(3)</sup>
AT40K05AL AT40K10AL	Maximum Current Supply	50 mA
AT40K20AL AT40K40AL	Maximum Current Supply	100 mA

- Notes: 1. This specification applies to Commercial and Industrial grade products only.
  - 2. Devices are guaranteed to initialize properly at 50% of the minimum current listed above. A larger capacity power supply may result in a larger initialization current.
  - 3. Ramp-up time is measured from 0 V DC to 3.6 V DC. Peak current required lasts less than 2 ms, and occurs near the internal power on reset threshold voltage.

## **AC Timing Characteristics – 3.3V Operation**

Delays are based on fixed loads and are described in the notes. Maximum times based on worst case:  $V_{CC}=3.00V$ , temperature =  $70^{\circ}C$  Minimum times based on best case:  $V_{CC}=3.60V$ , temperature =  $0^{\circ}C$  Maximum delays are the average of  $t_{PDLH}$  and  $t_{PDHL}$ .

Cell Function	Parameter	Path	-1	Units	Notes
Core					
2-input Gate	t <sub>PD</sub> (Maximum)	x/y -> x/y	1.8	ns	1 unit load
3-input Gate	t <sub>PD</sub> (Maximum)	x/y/z -> x/y	2.1	ns	1 unit load
3-input Gate	t <sub>PD</sub> (Maximum)	x/y/w -> x/y	2.2	ns	1 unit load
4-input Gate	t <sub>PD</sub> (Maximum)	x/y/w/z -> x/y	2.2	ns	1 unit load
Fast Carry	t <sub>PD</sub> (Maximum)	y -> y	1.4	ns	1 unit load
Fast Carry	t <sub>PD</sub> (Maximum)	x -> y	1.7	ns	1 unit load
Fast Carry	t <sub>PD</sub> (Maximum)	y -> x	1.8	ns	1 unit load
Fast Carry	t <sub>PD</sub> (Maximum)	X -> X	1.5	ns	1 unit load
Fast Carry	t <sub>PD</sub> (Maximum)	w -> y	2.2	ns	1 unit load
Fast Carry	t <sub>PD</sub> (Maximum)	w -> x	2.3	ns	1 unit load
Fast Carry	t <sub>PD</sub> (Maximum)	z -> y	2.3	ns	1 unit load
Fast Carry	t <sub>PD</sub> (Maximum)	Z -> X	1.7	ns	1 unit load
DFF	t <sub>PD</sub> (Maximum)	q -> x/y	1.8	ns	1 unit load
DFF	t <sub>PD</sub> (Maximum)	R -> x/y	2.2	ns	1 unit load
DFF	t <sub>PD</sub> (Maximum)	S -> x/y	2.2	ns	1 unit load
DFF	t <sub>PD</sub> (Maximum)	q -> w	1.8	ns	
Incremental -> L	t <sub>PD</sub> (Maximum)	x/y -> L	1.5	ns	1 unit load
Local Output Enable	t <sub>PZX</sub> (Maximum)	oe -> L	1.4	ns	1 unit load
Local Output Enable	t <sub>PXZ</sub> (Maximum)	oe -> L	1.8	ns	





#### AC Timing Characteristics - 3.3V Operation

Delays are based on fixed loads and are described in the notes. Maximum times based on worst case:  $V_{CC}=3.0V$ , temperature =  $70^{\circ}C$  Minimum times based on best case:  $V_{CC}=3.6V$ , temperature =  $0^{\circ}C$  Maximum delays are the average of  $t_{PDLH}$  and  $t_{PDHL}$ .

All input IO characteristics measured from a  $V_{IH}$  of 50% of  $V_{DD}$  at the pad (CMOS threshold) to the internal  $V_{IH}$  of 50% of  $V_{DD}$ . All output IO characteristics are measured as the average of  $t_{PDLH}$  and  $t_{PDHL}$  to the pad  $V_{IH}$  of 50% of  $V_{DD}$ .

Cell Function	Parameter	Path	-1	Units	Notes			
Repeaters								
Repeater	t <sub>PD</sub> (Maximum)	L -> E	1.3	ns	1 unit load			
Repeater	t <sub>PD</sub> (Maximum)	E -> E	1.3	ns	1 unit load			
Repeater	t <sub>PD</sub> (Maximum)	L-> L	1.3	ns	1 unit load			
Repeater	t <sub>PD</sub> (Maximum)	E -> L	1.3	ns	1 unit load			
Repeater	t <sub>PD</sub> (Maximum)	E -> 10	0.8	ns	1 unit load			
Repeater	t <sub>PD</sub> (Maximum)	L -> 10	0.8	ns	1 unit load			

All input IO characteristics measured from a  $V_{IH}$  of 50% of  $V_{DD}$  at the pad (CMOS threshold) to the internal  $V_{IH}$  of 50% of  $V_{DD}$ . All output IO characteristics are measured as the average of  $t_{PDLH}$  and  $t_{PDHL}$  to the pad  $V_{IH}$  of 50% of  $V_{DD}$ .

Cell Function Parameter		Path	-1	Units	Notes
10					
Input	t <sub>PD</sub> (Maximum)	pad -> x/y	1.2	ns	No extra delay
Input	t <sub>PD</sub> (Maximum)	pad -> x/y	3.6	ns	1 extra delay
Input	t <sub>PD</sub> (Maximum)	pad -> x/y	7.3	ns	2 extra delays
Input	t <sub>PD</sub> (Maximum)	pad -> x/y	10.8	ns	3 extra delays
Output, Slow	t <sub>PD</sub> (Maximum)	x/y/E/L -> pad	5.9	ns	50 pf load
Output, Medium	t <sub>PD</sub> (Maximum)	x/y/E/L -> pad	4.8	ns	50 pf load
Output, Fast	t <sub>PD</sub> (Maximum)	x/y/E/L -> pad	3.9	ns	50 pf load
Output, Slow	t <sub>PZX</sub> (Maximum)	oe -> pad	6.2	ns	50 pf load
Output, Slow	t <sub>PXZ</sub> (Maximum)	oe -> pad	1.3	ns	50 pf load
Output, Medium	t <sub>PZX</sub> (Maximum)	oe -> pad	4.8	ns	50 pf load
Output, Medium	t <sub>PXZ</sub> (Maximum)	oe -> pad	1.9	ns	50 pf load
Output, Fast	t <sub>PZX</sub> (Maximum)	oe -> pad	3.7	ns	50 pf load
Output, Fast	t <sub>PXZ</sub> (Maximum)	oe -> pad	1.6	ns	50 pf load

## **AC Timing Characteristics – 3.3V Operation**

Delays are based on fixed loads and are described in the notes. Maximum times based on worst case:  $V_{CC}=3.0V$ , temperature =  $70^{\circ}C$  Minimum times based on best case:  $V_{CC}=3.6V$ , temperature =  $0^{\circ}C$  Maximum delays are the average of  $t_{PDLH}$  and  $t_{PDHL}$ .

Clocks and Reset Input buffers are measured from a  $V_{IH}$  of 1.5V at the input pad to the internal  $V_{IH}$  of 50% of  $V_{CC}$ . Maximum times for clock input buffers and internal drivers are measured for rising edge delays only.

Cell Function	Parameter	Path	Device	-1	Units	Notes
Global Clocks and Set/R	eset					
GCLK Input Buffer	t <sub>PD</sub> (Maximum)	pad -> clock pad -> clock	AT40K05AL AT40K10AL	1.1 1.2	ns ns	Rising edge clock
		pad -> clock pad -> clock	AT40K20AL AT40K40AL	1.2 1.4	ns ns	
FCLK Input Buffer	t <sub>PD</sub> (Maximum)	pad -> clock pad -> clock pad -> clock pad -> clock	AT40K05AL AT40K10AL AT40K20AL AT40K40AL	0.7 0.8 0.8 0.8	ns ns ns	Rising edge clock
Clock Column Driver	t <sub>PD</sub> (Maximum)	clock -> colclk clock -> colclk clock -> colclk clock -> colclk	AT40K05AL AT40K10AL AT40K20AL AT40K40AL	0.8 0.9 1.0	ns ns ns ns	Rising edge clock
Clock Sector Driver	t <sub>PD</sub> (Maximum)	colclk -> secclk colclk -> secclk colclk -> secclk colclk -> secclk	AT40K05AL AT40K10AL AT40K20AL AT40K40AL	0.5 0.5 0.5 0.5	ns ns ns	Rising edge clock
GSRN Input Buffer	t <sub>PD</sub> (Maximum)	pad -> GSRN pad -> GSRN pad -> GSRN pad -> GSRN	AT40K05AL AT40K10AL AT40K20AL AT40K40AL	3.0 3.7 4.3 5.6	ns ns ns	From any pad to Global Set/Reset network
Global Clock to Output	t <sub>PD</sub> (Maximum)	clock pad -> out clock pad -> out clock pad -> out clock pad -> out	AT40K05AL AT40K10AL AT40K20AL AT40K40AL	8.3 8.4 8.6 8.8	ns ns ns ns	Rising edge clock Fully loaded clock tree Rising edge DFF 20 mA output buffer 50 pf pin load
Fast Clock to Output	t <sub>PD</sub> (Maximum)	clock pad -> out clock pad -> out clock pad -> out clock pad -> out	AT40K05AL AT40K10AL AT40K20AL AT40K40AL	7.9 8.0 8.1 8.3	ns ns ns ns	Rising edge clock Fully loaded clock tree Rising edge DFF 20 mA output buffer 50 pf pin load





## **AC Timing Characteristics – 3.3V Operation**

Delays are based on fixed loads and are described in the notes. Maximum times based on worst case:  $V_{CC} = 3.0V$ , temperature =  $70^{\circ}C$  Minimum times based on best case:  $V_{CC} = 3.6V$ , temperature =  $0^{\circ}C$ 

Cell Function	Parameter	Path	-1	Units	Notes
Async RAM	,		'		
Write	t <sub>WECYC</sub> (Minimum)	cycle time	12.0	ns	
Write	t <sub>WEL</sub> (Minimum)	we	5.0	ns	Pulse width low
Write	t <sub>WEH</sub> (Minimum)	we	5.0	ns	Pulse width high
Write	t <sub>AWS</sub> (Minimum)	wr addr setup -> we	5.3	ns	
Write	t <sub>AWH</sub> (Minimum)	wr addr hold -> we	0.0	ns	
Write	t <sub>DS</sub> (Minimum)	din setup -> we	5.0	ns	
Write	t <sub>DH</sub> (Minimum)	din hold -> we	0.0	ns	
Write/Read	t <sub>DD</sub> (Maximum)	din -> dout	8.7	ns	rd addr = wr addr
Read	t <sub>AD</sub> (Maximum)	rd addr -> dout	6.3	ns	
Read	t <sub>OZX</sub> (Maximum)	oe -> dout	2.9	ns	
Read	t <sub>OXZ</sub> (Maximum)	oe -> dout	3.5	ns	
Sync RAM	<u>.</u>				
Write	t <sub>CYC</sub> (Minimum)	cycle time	12.0	ns	
Write	t <sub>CLKL</sub> (Minimum)	clk	5.0	ns	Pulse width low
Write	t <sub>CLKH</sub> (Minimum)	clk	5.0	ns	Pulse width high
Write	t <sub>WCS</sub> (Minimum)	we setup -> clk	3.2	ns	
Write	t <sub>WCH</sub> (Minimum)	we hold -> clk	0.0	ns	
Write	t <sub>ACS</sub> (Minimum)	wr addr setup -> clk	5.0	ns	
Write	t <sub>ACH</sub> (Minimum)	wr addr hold -> clk	0.0	ns	
Write	t <sub>DCS</sub> (Minimum)	wr data setup -> clk	3.9	ns	
Write	t <sub>DCH</sub> (Minimum)	wr data hold -> clk	0.0	ns	
Write/Read	t <sub>CD</sub> (Maximum)	clk -> dout	5.8	ns	rd addr = wr addr
Read	t <sub>AD</sub> (Maximum)	rd addr -> dout	6.3	ns	
Read	t <sub>OZX</sub> (Maximum)	oe -> dout	2.9	ns	
Read	t <sub>OXZ</sub> (Maximum)	oe -> dout	3.5	ns	

Notes: 1. CMOS buffer delays are measured from a  $V_{IH}$  of 1/2  $V_{CC}$  at the pad to the internal  $V_{IH}$  at A. The input buffer load is constant.


<sup>2.</sup> Buffer delay is to a pad voltage of 1.5V with one output switching.

<sup>3.</sup> Parameter based on characterization and simulation; not tested in production.


<sup>4.</sup> Exact power calculation is available in Atmel FPGA Designer software.

## **FreeRAM Asynchronous Timing Characteristics**


### Single-port Write/Read



# **Dual-port Write with Read**



### **Dual-port Read**









## **FreeRAM Synchronous Timing Characteristics**


#### Single-port Write/Read



# **Dual-port Write with Read**



#### **Dual-port Read**



AT40K05AL	AT40K10AL 192 I/O		AT40K40AL	Left Side (Top to Bottom)				
128 I/O			384 I/O	84 PLCC	100 TQFP	144 LQFP	208 PQFP	240 PQFI
GND	GND	GND	GND	12	1	1	2	1
I/O1, GCK1 (A16)	I/O1, GCK1 (A16)	I/O1, GCK1 (A16)	I/O1, GCK1 (A16)	13	2	2	4	2
I/O2 (A17)	I/O2 (A17)	I/O2 (A17)	I/O2 (A17)	14	3	3	5	3
I/O3	I/O3	1/03	I/O3			4	6	4
I/O4	1/04	1/04	1/04			5	7	5
I/O5 (A18)	I/O5 (A18)	I/O5 (A18)	I/O5 (A18)	15	4	6	8	6
I/O6 (A19)	I/O6 (A19)	I/O6 (A19)	I/O6 (A19)	16	5	7	9	7
			GND					
			1/07					
			I/O8					
			I/O9					
			I/O10					
		1/07	I/O11					
		I/O8	I/O12					
		VCC	VCC					
		GND	GND					
			I/O13					
			I/O14					
1/07	1/07	I/O9	I/O15				10	8
I/O8	I/O8	I/O10	I/O16				11	9
	I/O9	I/O11	I/O17				12	10
	I/O10	I/O12	I/O18				13	11
			GND					
			I/O19					
			I/O20					
	I/O11	I/O13	I/O21					12
	I/O12	I/O14	I/O22					13
		I/O15	I/O23					
		I/O16	I/O24					
GND	GND	GND	GND			8	14	14





AT40K05AL	AT40K10AL 192 I/O		AT40K40AL 384 I/O	Left Side (Top to Bottom)					
128 I/O				84 PLCC	100 TQFP	144 LQFP	208 PQFP	240 PQFP	
I/O9, FCK1	I/O13, FCK1	I/O17, FCK1	I/O25, FCK1			9	15	15	
I/O10	I/O14	I/O18	1/026			10	16	16	
I/O11 (A20)	I/O15 (A20)	I/O19 (A20)	I/O27 (A20)	17	6	11	17	17	
I/O12 (A21)	I/O16 (A21)	I/O20 (A21)	I/O28 (A21)	18	7	12	18	18	
	VCC	VCC	VCC					19	
	I/O17	I/O21	I/O29					20	
	I/O18	I/O22	I/O30					21	
			GND						
			I/O31						
			1/032						
			I/O33						
			1/034						
		I/O23	I/O35						
		I/O24	I/O36						
		GND	GND					22	
			VCC						
			1/037						
			I/O38						
		I/O25	I/O39						
		I/O26	I/O40						
	I/O19	I/O27	I/O41				19	23	
	I/O20	I/O28	1/042				20	24	
			GND						
I/O13	I/O21	I/O29	I/O43			13	21	25	
I/O14	1/022	I/O30	1/044		8	14	22	26	
			I/O45						
			I/O46						
I/O15 (A22)	I/O23 (A22)	I/O31 (A22)	I/O47 (A22)	19	9	15	23	27	
I/O16 (A23)	I/O24 (A23)	I/O32 (A23)	I/O48 (A23)	20	10	16	24	28	
GND	GND	GND	GND	21	11	17	25	29	
VCC	VCC	VCC	VCC	22	12	18	26	30	

AT40K05AL	AT40K10AL	AT40K20AL	AT40K40AL	Left Side (Top to Bottom)					
128 I/O	192 I/O	256 I/O	384 I/O	84 PLCC	100 TQFP	144 LQFP	208 PQFP	240 PQFP	
I/O17	I/O25	I/O33	I/O49	23	13	19	27	31	
I/O18	1/026	I/O34	I/O50	24	14	20	28	32	
			I/O51						
			I/O52						
I/O19	1/027	I/O35	I/O53		15	21	29	33	
I/O20	I/O28	I/O36	I/O54			22	30	34	
			GND						
	I/O29	1/037	I/O55				31	35	
	I/O30	I/O38	I/O56				32	36	
		I/O39	I/O57						
		I/O40	I/O58						
			I/O59						
			1/060						
			VCC						
		GND	GND					37	
		I/O41	I/O61						
		1/042	1/062						
			1/063						
			1/064						
			1/065						
			1/066						
			GND						
	I/O31	I/O43	1/067					38	
	1/032	1/044	1/068					39	
	VCC	VCC	VCC					40	
I/O21	I/O33	I/O45	I/O69	25	16	23	33	41	
1/022	I/O34	I/O46	I/O70	26	17	24	34	42	
I/O23	I/O35	I/O47	I/O71			25	35	43	
I/O24, FCK2	I/O36, FCK2	I/O48, FCK2	I/O72, FCK2			26	36	44	
GND	GND	GND	GND			27	37	45	
		I/O49	I/O73						
		I/O50	I/O74						
	1/037	I/O51	I/O75					46	





128 I/O	AT40K10AL 192 I/O	AT40K20AL 256 I/O	AT40K40AL 384 I/O	Left Side (Top to Bottom)					
				84 PLCC	100 TQFP	144 LQFP	208 PQFP	240 PQFI	
	I/O38	I/O52	I/O76					47	
			1/077						
			1/078						
			GND						
			1/079						
			I/O80						
	I/O39	I/O53	I/O81				38	48	
	I/O40	I/O54	1/082				39	49	
I/O25	I/O41	I/O55	I/O83				40	50	
I/O26	1/042	I/O56	I/O84				41	51	
		GND	GND						
		VCC	VCC						
		1/057	I/O85						
		I/O58	I/O86						
			1/087						
			I/O88						
I/O27	I/O43	I/O59	I/O89	27	18	28	42	52	
I/O28	1/044	1/060	I/O90		19	29	43	53	
			GND						
			I/O91						
			1/092						
I/O29	I/O45	I/O61	I/O93			30	44	54	
I/O30	I/O46	1/062	1/094			31	45	55	
I/O31 (OTS) <sup>(1)</sup>	I/O47 (OTS) <sup>(1)</sup>	I/O63 (OTS) <sup>(1)</sup>	I/O95 (OTS) <sup>(1)</sup>	28	20	32	46	56	
I/O32, GCK2	I/O48, GCK2	I/O64, GCK2	I/O96, GCK2	29	21	33	47	57	
M1	M1	M1	M1	30	22	34	48	58	
GND	GND	GND	GND	31	23	35	49	59	
MO	MO	MO	MO	32	24	36	50	60	

AT40K05AL	AT40K10AL	AT40K20AL	AT40K40AL	Bottom Side (Left to Right)					
128 I/O	192 I/O	256 I/O	384 I/O	84 PLCC	100 TQFP	144 LQFP	208 PQFP	240 PQFP	
VCC	VCC	VCC	VCC	33	25	37	55	61	
M2	M2	M2	M2	34	26	38	56	62	
I/O33, GCK3	I/O49, GCK3	I/O65, GCK3	I/O97, GCK3	35	27	39	57	63	
I/O34 (HDC)	I/O50 (HDC)	I/O66 (HDC)	I/O98 (HDC)	36	28	40	58	64	
I/O35	I/O51	I/O67	I/O99			41	59	65	
I/O36	I/O52	I/O68	I/O100			42	60	66	
I/O37	I/O53	I/O69	I/O101		29	43	61	67	
I/O38 (LDC)	I/O54 (LDC)	I/O70 (LDC)	I/O102 (LDC)	37	30	44	62	68	
			GND						
			I/O103						
			I/O104						
			I/O105						
			I/O106						
		I/O71	I/O107						
		1/072	I/O108						
		VCC	VCC						
		GND	GND						
I/O39	I/O55	I/O73	I/O109				63	69	
I/O40	I/O56	I/O74	I/O110				64	70	
	I/O57	I/O75	I/O111				65	71	
	I/O58	I/O76	I/O112				66	72	
			I/O113						
			I/O114						
			GND						
		1/077	I/O115						
		I/O78	I/O116						
	I/O59	I/O79	I/O117					73	
	I/O60	I/O80	I/O118					74	
			I/O119						
			I/O120						
GND	GND	GND	GND			45	67	75	
I/O41	I/O61	I/O81	I/O121			46	68	76	





AT40K05AL	AT40K10AL	0AL AT40K20AL	AT40K40AL	Bottom Side (Left to Right)					
128 I/O	192 I/O	256 I/O	384 I/O	84 PLCC	100 TQFP	144 LQFP	208 PQFP	240 PQFP	
1/042	1/062	I/O82	I/O122			47	69	77	
I/O43	I/O63	I/O83	I/O123	38	31	48	70	78	
1/044	1/064	I/O84	I/O124	39	32	49	71	79	
	VCC	VCC	VCC					80	
	I/O65	I/O85	I/O125				72	81	
	I/O66	I/O86	I/O126				73	82	
			GND						
			I/O127						
			I/O128						
			I/O129						
			I/O130						
		I/O87	I/O131						
		I/O88	I/O132						
		GND	GND					83	
			VCC						
		I/O89	I/O133						
		I/O90	I/O134						
	I/O67	I/O91	I/O135					84	
	I/O68	I/O92	I/O136					85	
I/O45	I/O69	I/O93	I/O137		33	50	74	86	
I/O46	I/O70	I/O94	I/O138		34	51	75	87	
			GND						
			I/O139						
			I/O140						
			I/O141						
			I/O142						
I/O47 (D15)	I/O71 (D15)	I/O95 (D15)	I/O143 (D15)	40	35	52	76	88	
I/O48 (INIT)	I/O72 (INIT)	I/O96 (INIT)	I/O144 (INIT)	41	36	53	77	89	
VCC	VCC	VCC	VCC	42	37	54	78	90	
GND	GND	GND	GND	43	38	55	79	91	
I/O49 (D14)	I/O73 (D14)	I/O97 (D14)	I/O145 (D14)	44	39	56	80	92	
I/O50 (D13)	I/O74 (D13)	I/O98 (D13)	I/O146 (D13)	45	40	57	81	93	

AT40K05AL	AT40K10AL	AT40K20AL	AT40K40AL		Bottom	Side (Left to	Right)	
128 I/O	192 I/O	256 I/O	384 I/O	84 PLCC	100 TQFP	144 LQFP	208 PQFP	240 PQFP
			I/O147					
			I/O148					
			I/O149					
			I/O150					
			GND					
I/O51	I/O75	I/O99	I/O151		41	58	82	94
I/O52	I/O76	I/O100	I/O152		42	59	83	95
	1/077	I/O101	I/O153				84	96
	I/O78	I/O102	I/O154				85	97
		I/O103	I/O155					
		I/O104	I/O156					
			VCC					
		GND	GND					98
		I/O105	I/O157					
		I/O106	I/O158					
			I/O159					
			I/O160					
			I/O161					
			I/O162					
			GND					
	I/O79	I/O107	I/O163					99
	I/O80	I/O108	I/O164					100
	VCC	VCC	VCC					101
I/O53 (D12)	I/O81 (D12)	I/O109 (D12)	I/O165 (D12)	46	43	60	86	102
I/O54 (D11)	I/O82 (D11)	I/O110 (D11)	I/O166 (D11)	47	44	61	87	103
I/O55	I/O83	I/O111	I/O167			62	88	104
I/O56	I/O84	I/O112	I/O168			63	89	105
GND	GND	GND	GND			64	90	106
		I/O113	I/O169					
		I/O114	I/O170					
	I/O85	I/O115	I/O171					107
	I/O86	I/O116	I/O172					108
			I/O173					





AT40K05AL	AT40K10AL	AT40K20AL	AT40K40AL		Bottom	Side (Left to	Right)	
128 I/O	192 I/O	256 I/O	384 I/O	84 PLCC	100 TQFP	144 LQFP	208 PQFP	240 PQFP
			I/O174					
			GND					
			I/O175					
			I/O176					
	I/O87	I/O117	I/O177				91	109
	I/O88	I/O118	I/O178				92	110
I/O57	I/O89	I/O119	I/O179				93	111
I/O58	I/O90	I/O120	I/O180				94	112
		GND	GND					
		VCC	VCC					
		I/O121	I/O181					
		I/O122	I/O182					
I/O59 (D10)	I/O91 (D10)	I/O123 (D10)	I/O183 (D10)	48	45	65	95	113
I/O60 (D9)	I/O92 (D9)	I/O124 (D9)	I/O184 (D9)	49	46	66	96	114
			I/O185					
			I/O186					
			GND					
			I/O187					
			I/O188					
I/O61	I/O93	I/O125	I/O189			67	97	115
1/062	I/O94	I/O126	I/O190			68	98	116
I/O63 (D8)	I/O95 (D8)	I/O127 (D8)	I/O191 (D8)	50	47	69	99	117
I/O64, GCK4	I/O96, GCK4	I/O128, GCK4	I/O192, GCK4	51	48	70	100	118
GND	GND	GND	GND	52	49	71	101	119
CON	CON	CON	CON	53	50	72	103	120
	1	1	1	1		1	1	

AT40K05AL	AT40K10AL	AT40K20AL	AT40K40AL		Right Si	de (Bottom t	о Тор)	
128 I/O	192 I/O	256 I/O	384 I/O	84 PLCC	100 TQFP	144 LQFP	208 PQFP	240 PQFP
VCC	VCC	VCC	VCC	54	51	73	106	121
RESET	RESET	RESET	RESET	55	52	74	108	122
I/O65 (D7)	I/O97 (D7)	I/O129 (D7)	I/O193 (D7)	56	53	75	109	123
I/O66, GCK5	I/O98, GCK5	I/O130, GCK5	I/O194, GCK5	57	54	76	110	124
1/067	I/O99	I/O131	I/O195			77	111	125
I/O68	I/O100	I/O132	I/O196			78	112	126
		I/O133	I/O197					
		I/O134	I/O198					
			GND					
	I/O101	I/O135	I/O199					127
	I/O102	I/O136	I/O200					128
			I/O201					
			I/O202					
			I/O203					
			I/O204					
		VCC	VCC					
		GND	GND					
I/O69 (D6)	I/O103 (D6)	I/O137 (D6)	I/O205 (D6)	58	55	79	113	129
I/O70	I/O104	I/O138	I/O206		56	80	114	130
I/O71	I/O105	I/O139	I/O207				115	131
1/072	I/O106	I/O140	I/O208				116	132
			I/O209					
			I/O210					
			GND					
			I/O211					
			I/O212					
	I/O107	I/O141	I/O213				117	133
	I/O108	I/O142	I/O214				118	134
		I/O143	I/O215					
		I/O144	I/O216					
GND	GND	GND	GND			81	119	135
	I/O109	I/O145	I/O217					136
	I/O110	I/O146	I/O218					137





AT40K05AL	AT40K10AL	AT40K20AL	AT40K40AL		Right Si	de (Bottom t	о Тор)	
128 I/O	192 I/O	256 I/O	384 I/O	84 PLCC	100 TQFP	144 LQFP	208 PQFP	240 PQFP
I/O73, FCK3	I/O111, FCK3	I/O147, FCK3	I/O219, FCK3			82	120	138
I/O74	I/O112	I/O148	I/O220			83	121	139
	VCC	VCC	VCC					140
I/O75 (D5)	I/O113 (D5)	I/O149 (D5)	I/O221 (D5)	59	57	84	122	141
I/O76 (CS0)	I/O114 (CS0)	I/O150 (CS0)	I/O222 (CS0)	60	58	85	123	142
			GND					
			I/O223					
			I/O224					
			I/O225					
			I/O226					
		I/O151	I/O227					
		I/O152	I/O228					
		GND	GND					143
			VCC					
			I/O229					
			I/O230					
		I/O153	I/O231					
		I/O154	I/O232					
	I/O115	I/O155	I/O233				124	144
	I/O116	I/O156	I/O234				125	145
			GND					
I/O77	I/O117	I/O157	I/O235		59	86	126	146
I/O78	I/O118	I/O158	I/O236		60	87	127	147
			I/O237					
			I/O238					
I/O79(D4)	I/O119(D4)	I/O159(D4)	I/O239(D4)	61	61	88	128	148
I/O80	I/O120	I/O160	I/O240	62	62	89	129	149
VCC	VCC	VCC	VCC	63	63	90	130	150
GND	GND	GND	GND	64	64	91	131	151
I/O81 (D3)	I/O121 (D3)	I/O161 (D3)	I/O241 (D3)	65	65	92	132	152
I/O82 (CHECK)	I/O122 (CHECK)	I/O162 (CHECK)	I/O242 (CHECK)	66	66	93	133	153

AT40K05AL	AT40K10AL	AT40K20AL	AT40K40AL		Right Si	de (Bottom t	о Тор)	
128 I/O	192 I/O	256 I/O	384 I/O	84 PLCC	100 TQFP	144 LQFP	208 PQFP	240 PQFP
			I/O243					
			I/O244					
I/O83	I/O123	I/O163	I/O245		67	94	134	154
I/O84	I/O124	I/O164	I/O246			95	135	155
			GND					
	I/O125	I/O165	I/O247				136	156
	I/O126	I/O166	I/O248				137	157
		I/O167	I/O249					
		I/O168	I/O250					
			I/O251					
			I/O252					
			VCC					
		GND	GND					158
		I/O169	I/O253					
		I/O170	I/O254					
			I/O255					
			I/O256					
			I/O257					
			I/O258					
			GND					
I/O85 (D2)	I/O127 (D2)	I/O171 (D2)	I/O259 (D2)	67	68	96	138	159
I/O86	I/O128	I/O172	I/O260	68	69	97	139	160
	VCC	VCC	VCC					161
I/O87	I/O129	I/O173	I/O261			98	140	162
I/O88, FCK4	I/O130, FCK4	I/O174, FCK4	I/O262, FCK4			99	141	163
	I/O131	I/O175	I/O263					164
	I/O132	I/O176	I/O264					165
GND	GND	GND	GND			100	142	166
		I/O177	I/O265					
		I/O178	I/O266					
	I/O133	I/O179	I/O267					167
	I/O134	I/O180	I/O268					168
			I/O269					





AT40K05AL	AT40K10AL	AT40K20AL	AT40K40AL		Right Si	de (Bottom t	о Тор)	
128 I/O	192 I/O	256 I/O	384 I/O	84 PLCC	100 TQFP	144 LQFP	208 PQFP	240 PQFP
			I/O270					
			GND					
	I/O135	I/O181	I/O271				143	169
	I/O136	I/O182	I/O272				144	170
I/O89	I/O137	I/O183	I/O273				145	171
I/O90	I/O138	I/O184	I/O274				146	172
			I/O275					
			I/O276					
		GND	GND					
		VCC	VCC					
I/O91 (D1)	I/O139 (D1)	I/O185 (D1)	I/O277 (D1)	69	70	101	147	173
I/O92	I/O140	I/O186	I/O278	70	71	102	148	174
			I/O279					
			I/O280					
			I/O281					
			I/O282					
			GND					
		I/O187	I/O283					
		I/O188	I/O284					
I/O93	I/O141	I/O189	I/O285			103	149	175
I/O94	I/O142	I/O190	I/O286			104	150	176
I/O95 (D0)	I/O143 (D0)	I/O191 (D0)	I/O287 (D0)	71	72	105	151	177
I/O96,	I/O144,	I/O192,	I/O288,					
GCK6 (CSOUT)	GCK6 (CSOUT)	GCK6 (CSOUT)	GCK6 (CSOUT)	72	73	106	152	178
CCLK	CCLK	CCLK	CCLK	73	74	107	153	179
VCC	VCC	VCC	VCC	74	75	108	154	180
TSTCLK	TSTCLK	TSTCLK	TSTCLK	75	76	109	159	181

AT40K05AL	AT40K10AL	AT40K20AL	AT40K40AL	Top Side (Right to Left)					
128 I/O	192 I/O	256 I/O	384 I/O	84 PLCC	100 TQFP	144 LQFP	208 PQFP	240 PQFP	
GND	GND	GND	GND	76	77	110	160	182	
I/O97 (A0)	I/O145 (A0)	I/O193 (A0)	I/O289 (A0)	77	78	111	161	183	
I/O98, GCK7 (A1)	I/O146, GCK7 (A1)	I/O194, GCK7 (A1)	I/O290, GCK7 (A1)	78	79	112	162	184	
I/O99	I/O147	I/O195	I/O291			113	163	185	
I/O100	I/O148	I/O196	I/O292			114	164	186	
			I/O293						
			I/O294						
			GND						
			I/O295						
			I/O296						
I/O101 (CS1,A2)	I/O149 (CS1,A2)	I/O197 (CS1,A2)	I/O297 (CS1,A2)	79	80	115	165	187	
I/O102 (A3)	I/O150 (A3)	I/O198 (A3)	I/O298 (A3)	80	81	116	166	188	
		I/O199	I/O299						
		I/O200	I/O300						
		VCC	VCC						
		GND	GND						
	I/O151 <sup>(1)</sup>	I/O201 <sup>(1)</sup>	I/O301 <sup>(1)</sup>	75 <sup>(1)</sup> NC	76 <sup>(1)</sup> NC	109 <sup>(1)</sup> NC	159 <sup>(1)</sup> NC	189 <sup>(1</sup> NC	
	I/O152	I/O202	I/O302					190	
I/O103	I/O153	I/O203	I/O303			117	167	191	
I/O104 <sup>(1)</sup>	I/O154	I/O204	I/O304				168	192	
			I/O305						
			I/O306						
			GND						
			I/O307						
			I/O308						
	I/O155	I/O205	I/O309				169	193	
	I/O156	I/O206	I/O310				170	194	
		I/O207	I/O311					195	
		I/O208	I/O312						
GND	GND	GND	GND			118	171	196	





AT40K05AL	AT40K10AL	AT40K20AL 256 I/O	AT40K40AL 384 I/O		Top Side (Right to Left)					
128 I/O	192 I/O			84 PLCC	100 TQFP	144 LQFP	208 PQFP	240 PQFP		
I/O105	I/O157	I/O209	I/O313			119	172	197		
I/O106	I/O158	I/O210	I/O314			120	173	198		
	I/O159	I/O211	I/O315					199		
	I/O160	I/O212	I/O316					200		
	VCC	VCC	VCC					201		
		I/O213	I/O317							
		I/O214	I/O318							
			GND							
			I/O319							
			I/O320							
			I/O321							
			I/O322							
		I/O215	I/O323							
		I/O216	I/O324							
		GND	GND							
			VCC							
I/O107 (A4)	I/O161 (A4)	I/O217 (A4)	I/O325 (A4)	81	82	121	174	202		
I/O108 (A5)	I/O162 (A5)	I/O218 (A5)	I/O326 (A5)	82	83	122	175	203		
	I/O163	I/O219	I/O327				176	205		
	I/O164	I/O220	I/O328				177	206		
I/O109	I/O165	I/O221	I/O329		84	123	178	207		
I/O110	I/O166	I/O222	I/O330		85	124	179	208		
			GND							
			I/O331							
			I/O332							
			I/O333							
			I/O334							
I/O111 (A6)	I/O167 (A6)	I/O223 (A6)	I/O335 (A6)	83	86	125	180	209		
I/O112 (A7)	I/O168 (A7)	I/O224 (A7)	I/O336 (A7)	84	87	126	181	210		
GND	GND	GND	GND	1	88	127	182	211		
VCC	VCC	VCC	VCC	2	89	128	183	212		

AT40K05AL	AT40K10AL	AT40K20AL 256 I/O	AT40K40AL	Top Side (Right to Left)					
128 I/O	192 I/O		384 I/O	84 PLCC	100 TQFP	144 LQFP	208 PQFP	240 PQF	
I/O113 (A8)	I/O169 (A8)	I/O225 (A8)	I/O337 (A8)	3	90	129	184	213	
I/O114 (A9)	I/O170 (A9)	I/O226 (A9)	I/O338 (A9)	4	91	130	185	214	
			I/O339						
			I/O340						
			I/O341						
			I/O342						
			GND						
I/O115	I/O171	I/O227	I/O343		92	131	186	21	
I/O116	I/O172	I/O228	I/O344		93	132	187	21	
	I/O173	I/O229	I/O345				188	21	
	I/O174	I/O230	I/O346				189	21	
I/O117 (A10)	I/O175 (A10)	I/O231 (A10)	I/O347 (A10)	5	94	133	190	22	
I/O118 (A11)	I/O176 (A11)	I/O232 (A11)	I/O348 (A11)	6	95	134	191	22	
			VCC						
		GND	GND						
		I/O233	I/O349						
		I/O234	I/O350						
			I/O351						
			I/O352						
			I/O353						
			I/O354						
			GND						
		I/O235	I/O355						
		I/O236	I/O356						
	VCC	VCC	VCC					22	
	I/O177	I/O237	I/O357					22	
	I/O178	I/O238	I/O358					22	
I/O119	I/O179	I/O239	I/O359			135	192	22	
I/O120	I/O180	I/O240	I/O360			136	193	22	
GND	GND	GND	GND			137	194	22	
		I/O241	I/O361						





AT40K05AL	AT40K10AL	AT40K20AL 256 I/O	AT40K40AL 384 I/O		Top Side (Right to Left)						
128 I/O	192 I/O			84 PLCC	100 TQFP	144 LQFP	208 PQFP	240 PQFP			
		1/0242	I/O362								
	I/O181	I/O243	I/O363				195	228			
	I/O182	I/O244	I/O364				196	229			
			I/O365								
			I/O366								
			GND								
			I/O367								
			I/O368								
I/O121	I/O183	I/O245	I/O369				197	230			
I/O122	I/O184	I/O246	I/O370				198	231			
I/O123 (A12)	I/O185 (A12)	I/O247 (A12)	I/O371 (A12)	7	96	138	199	232			
I/O124 (A13)	I/O186 (A13)	I/O248 (A13)	I/O372 (A13)	8	97	139	200	233			
		GND	GND								
		VCC	VCC								
		I/O249	I/O373								
		I/O250	I/O374								
			I/O375								
			I/O376								
			I/O377								
			I/O378								
			GND								
	I/O187	I/O251	I/O379					234			
	I/O188	I/O252	I/O380					235			
I/O125	I/O189	I/O253	I/O381			140	201	236			
I/O126	I/O190	I/O254	I/O382			141	202	237			
I/O127 (A14)	I/O191 (A14)	I/O255 (A14)	I/O383 (A14)	9	98	142	203	238			
I/O128, GCK8 (A15)	I/O192, GCK8 (A15)	I/O256, GCK8 (A15)	I/O384, GCK8 (A15)	10	99	143	204	239			
VCC	VCC	VCC	vcc	11	100	144	205	240			

# Part/Package Availability and User I/O Counts (including Dual-function Pins)

Package <sup>(1)</sup>	AT40K05AL	AT40K10AL	AT40K20AL	AT40K40AL
84 PLCC	62	62	_	62
100 TQFP	78	78	78	_
144 LQFP	114	114	114	114
208 PQFP	128	161	161	161
240 PQFP	_	_	_	193

Note: 1. Devices in same package are pin-to-pin compatible.

	Package Type						
84J	84-lead, Plastic J-leaded Chip Carrier (PLCC)						
100T1	100-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP)						
144L1	144-lead, Low-profile (1.4 mm) Plastic Quad Flat Package (LQFP)						
208Q1	208-lead, Plastic Quad Flat Package (PQFP)						
240Q1	240-lead, Plastic Quad Flat Package (PQFP)						





# AT40K05AL Ordering Information

Usable Gates	Operating Voltage	Speed Grade (ns)	Ordering Code	Package	Operation Range <sup>(1)</sup>
5,000 - 10,000	3.3V	1	AT40K05AL-1AJC AT40K05AL-1AQC AT40K05AL-1BQC AT40K05AL-1DQC	84J 100T1 144L1 208Q1	Commercial (0°C to 70°C)
5,000 - 10,000	3.3V	1	AT40K05AL-1AJI AT40K05AL-1AQI AT40K05AL-1BQI AT40K05AL-1DQI	84J 100T1 144L1 208Q1	Industrial (-40°C to 85°C)

# AT40K10AL Ordering Information

Usable Gates	Operating Voltage	Speed Grade (ns)	Ordering Code	Package	Operation Range <sup>(1)</sup>
10,000 - 20,000	3.3V	1	AT40K10AL-1AJC AT40K10AL-1AQC AT40K10AL-1BQC AT40K10AL-1DQC	84J 100T1 144L1 208Q1	Commercial (0°C to 70°C)
10,000 - 20,000	3.3V	1	AT40K10AL-1AJI AT40K10AL-1AQI AT40K10AL-1BQI AT40K10AL-1DQI	84J 100T1 144L1 208Q1	Industrial (-40°C to 85°C)

# AT40K20AL Ordering Information

Usable Gates	Operating Voltage	Speed Grade (ns)	Ordering Code	Package	Operation Range <sup>(1)</sup>
20,000 - 30,000	3.3V	1	AT40K20AL-1AJC AT40K20AL-1AQC AT40K20AL-1BQC AT40K20AL-1DQC	84J 100T1 144L1 208Q1	Commercial (0°C to 70°C)
20,000 - 30,000	3.3V	1	AT40K20AL-1AJI AT40K20AL-1AQI AT40K20AL-1BQI AT40K20AL-1DQI	84J 100T1 144L1 208Q1	Industrial (-40°C to 85°C)

# AT40K40AL Ordering Information

Usable Gates	Operating Voltage	Speed Grade (ns)	Ordering Code	Package	Operation Range <sup>(1)</sup>
40,000 - 50,000	3.3V	1	AT40K40AL-1BQC AT40K40AL-1DQC AT40K40AL-1EQC	144L1 208Q1 240Q1	Commercial (0°C to 70°C)
40,000 - 50,000	3.3V	1	AT40K40AL-1BQI AT40K40AL-1DQI AT40K40AL-1EQI	144L1 208Q1 240Q1	Industrial (-40°C to 85°C)


Note: 1. For military parts, contact Atmel at fpga@atmel.com.

# **Green Package Options (Pb/Halide-free/RoHS Compliant)**

Usable Gates	Operating Voltage	Speed Grade (ns)	Ordering Code	Package	Operation Range
5,000 - 10,000 10,000 - 20,000 20,000 - 30,000 4,000 - 50,000	3.3V	1	AT40K05AL-1BQU AT40K10AL-1BQU AT40K20AL-1BQU AT40K40AL-1BQU	144L1	Industrial (-40°C to 85°C)

# **Packaging Information**

#### 84J - PLCC



Notes:

- 1. This package conforms to JEDEC reference MS-018, Variation AF.
- 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is .010"(0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
- 3. Lead coplanarity is 0.004" (0.102 mm) maximum.

COMMON DIMENSIONS	•
(Unit of Measure = mm)	

SYMBOL	MIN	NOM	MAX	NOTE	
Α	4.191	_	4.572		
A1	2.286	-	3.048		
A2	0.508	_	_		
D	30.099	_	30.353		
D1	29.210	_	29.413	Note 2	
E	30.099	-	30.353		
E1	29.210	-	29.413	Note 2	
D2/E2	27.686	_	28.702		
В	0.660	-	0.813		
B1	0.330	_	0.533		
е		1.270 TYF	1.270 TYP		

10/04/01


<b>84J</b> ,	84-lead,	Plastic J-leaded	Chip Carrier (PL	CC)


DRAWING NO. REV. 84J В





#### 100T1 - TQFP





**Bottom View** 

# A1 L1 Side View

#### **COMMON DIMENSIONS**

(Unit of Measure = mm)

	,					
SYMBOL	MIN	NOM	MAX	NOTE		
A1	0.05		0.15	6		
A2	0.95	1.00	1.05			
D		16.00 BSC	;			
D1		2, 3				
E						
E1		2, 3				
е						
b	0.17	0.22	0.27	4, 5		
L1		1.00 RE	F			


- Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MO-153, Variation AA, for proper dimensions, tolerances, datums, etc.
  - 2. The top package body size may be smaller than the bottom package size by as much as 0.15 mm.
  - 3. Dimensions D1 and É1 do not include mold protrusions. Allowable protrusión is 0.25 mm per side. D1 and E1 are maximum plastic body size dimensions, including mold mismatch.
  - 4. Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall not cause the lead width to exceed the maximum b dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 and 0.5 mm pitch packages.
  - 5. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
  - 6. At is defined as the distance from the seating place to the lowest point on the package body.

11/30/01

 		DRAWING NO.	REV.
225 Orchard Parkway an Jose, CA 95131	<b>100T1</b> , 100-lead (14 x 14 x 1.0 mm Body), Thin Plastic Quad Flat Pack (TQFP)	100T1	А

D

#### 144L1 - LQFP



Bottom View Top View

XX

# A2 A1

– L1

Side View

#### COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE	
A1	0.05		0.15	6	
A2	1.35	1.40	1.45		
D	:	22.00 BSC			
D1	20.00 BSC			2, 3	
Е					
E1	:	2, 3			
е					
b	0.17	4, 5			
L1		1.00 REF			

Notes: 1. This drawing is for general information only; refer to JEDEC Drawing MS-026 for additional information.

- 2. The top package body size may be smaller than the bottom package size by as much as 0.15 mm.
- 3. Dimensions D1 and E1 do not include mold protrusions. Allowable protrusion is 0.25 mm per side. D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 4. Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall not cause the lead width to exceed the maximum b dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 and 0.5 mm pitch packages.
- 5. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
- 6. A1 is defined as the distance from the seating place to the lowest point on the package body.

11/30/01


Ε


	TITLE	DRAWING NO.	REV.
2325 Orchard Parkway San Jose, CA 95131	144L1, 144-lead (20 x 20 x 1.4 mm Body), Low Profile Plastic Quad Flat Pack (LQFP)	144L1	Α






#### 208Q1 - PQFP





#### Top View



**Bottom View** 


# **COMMON DIMENSIONS** (Unit of Measure = mm)

	`		,	
SYMBOL	MIN	NOM	MAX	NOTE
A1	0.25	_	0.50	
A2	3.20	3.40	3.60	
D	30.60 BSC			
D1	28.00 BSC			2, 3
E	30.60 BSC			
E1	28.00 BSC			2, 3
е	0.50 BSC			
b	0.17	_	0.27	4
L1	1.30 REF			


Notes: 1. This drawing is for general information only; refer to JEDEC Drawing MS-129, Variation FA-1, for proper dimensions, tolerances, datums, etc.

- 2. The top package body size may be smaller than the bottom package size by as much as 0.15 mm.
- 3. Dimensions D1 and E1 do not include mold protrusions. Allowable protrusion is 0.25 mm per side. D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 4. Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall not cause the lead width to exceed the maximum b dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm.


03/10/05



#### 240Q1 - PQFP








Side View

- Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MS-029, Variation GA, for additional information.
  - 2. All dimensioning and tolerancing conforms to ASME Y14.5M-1994.
  - 3. To be determined at seating plane.
  - 4. Dimensions D1 and E1 do not include mold protrusions. Allowable protrusion is 0.25 mm per side. D1 and E1 are maximum plastic body size dimensions including mold mismatch. Dimensions D1 and E1 shall be determined at datum plane.
  - 5. Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall not cause the lead width to exceed the maximum b dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. The minimum space between protrusion and an adjacent lead shall not be less than 0.07 mm.



**Bottom View** 

#### **COMMON DIMENSIONS**

(Unit of Measure = mm)

	`		,	
SYMBOL	MIN	NOM	MAX	NOTE
A1	0.25	_	0.50	
A2	3.20	3.40	3.60	
D	34.60 BSC			3
D1	32.00 BSC			2, 4
E	34.60 BSC			3
E1	32.00 BSC			2, 4
е	0.50 BSC			
b	0.17	_	0.27	5
L1	1.30 REF			

3/29/02



2325 Orchard Parkway San Jose, CA 95131 **TITLE 240Q1.** 240-lead

 $\textbf{240Q1}, \, \textbf{240-lead}, \, \textbf{32} \, \textbf{x} \, \textbf{32} \, \textbf{mm} \, \textbf{Body}, \, \textbf{2.6} \, \textbf{Form Opt.}, \\ \textbf{Plastic Quad Flat Pack (PQFP)}$ 

DRAWING NO. 240Q1

REV.





# **Revision History**

Revision Level – Release Date	History
F – July 2006	Added Green (Pb/Halide-free/RoHS Compliant) 144-lead LQFP.



#### **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311

Fax: 1(408) 487-2600

#### **Regional Headquarters**

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80

CH-1705 Fribourg
Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

#### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369

#### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Atmel Operations**

#### Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

#### Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602

44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18

Fax: (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00

Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

#### RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0

Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

#### Biometrics/Imaging/Hi-Rel MPU/ High-Speed Converters/RF Datacom

Avenue de Rochepleine

BP 123

38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2006 Atmel Corporation. All rights reserved. Atmel<sup>®</sup>, logo and combinations thereof, Everywhere You Are<sup>®</sup>, Cache Logic<sup>®</sup>, FreeRAM<sup>™</sup> and QuickChange<sup>™</sup> are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Verilog<sup>®</sup> and OrCAD<sup>®</sup> are the registered trademarks of Cadence Design Systems, Inc. Mentor<sup>®</sup> is the registered trademark, and Exemplar<sup>™</sup> is the trademark of Mentor Graphics. Synopsys<sup>®</sup> is the registered trademark of Synopsis, Inc. Viewlogic<sup>™</sup> is the trademark of Viewlogic Systems, Inc. Synplicity<sup>®</sup> is the registered trademark of Synplify, Inc. Other terms and product names may be the trademarks of others.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

#### Atmel:

AT40K40AL-1DQI AT40K05AL-1AJC AT40K05AL-1AQC AT40K05AL-1BQC AT40K05AL-1BQU AT40K05AL-1DQI AT40K10AL-1AJC AT40K10AL-1AQC AT40K10AL-1BQC AT40K10AL-1BQU

AT40K10AL-1CQC AT40K10AL-1DQC AT40K10AL-1EQC AT40K20AL-1AJC AT40K20AL-1AQC AT40K20AL-1BQU

AT40K20AL-1CQC AT40K20AL-1DQC AT40K20AL-1DQI AT40K20AL-1EQC AT40K40AL-1BQC AT40K40AL-1BQI AT40K40AL-1BQU AT40K40AL-1BQU AT40K40AL-1BQU AT40K40AL-1BQU AT40K40AL-1BQU AT40K40AL-1BQC AT40K40AL-1BQC AT40K40AL-1BQU AT40K40AL-1BQU AT40K40AL-1BQU AT40K40AL-1BQU AT40K40AL-1BQU AT40K40AL-1BQC AT40K40AL-1BQU AT40K40AL-1BQU AT40K40AL-1BQC AT40