

96-Channel Data Driver With High Voltage Push-Pull Outputs

Features

- ▶ HVCMOS® technology
- ▶ Operating output voltage of 90V
- ▶ Data clock speed 30MHz @ $V_{DD} = 5V$
- ▶ Six data shift registers
- ▶ Data directional loading control
- ▶ Outputs: enable, polarity, all high, all low
- ▶ CMOS compatible inputs

Applications

- ▶ Ink Jet print head driver
- ▶ AC plasma data driver


General Description

The HV582 is a low-voltage serial to high-voltage (HV) parallel converter with HV push-pull outputs. This device has been designed for use as a driver for printer applications. It can also be used in any application requiring multiple output high-voltage current sourcing and sinking capability such as driving plasma panels, vacuum fluorescent displays, or large matrix LCD displays.

The device has 6 parallel 16-bit shift registers, permitting data rates of up to 180MHz. Data are shifted through the shift registers on the logic low to high transition of the clock. The DIR pin allows for clockwise or counter-clockwise data shifting. Data output buffers are provided for cascading the 6 shift register into one 96 bit shift register, or cascading additional HV582 devices. Transfer of data from the shift registers to the 96 latches, and to the HV outputs, occurs when the LE (latch enable) input is high.

The HV outputs are further controlled without affecting the data in shift registers and latches. All HV outputs can be forced to a high state (OH input), to a low state (OL input), to a HiZ state (OE input), or to alter their polarity (POL input).

Typical Application Diagram




Ordering Information

Device	Package Option
	160-Lead LQFP
HV582	HV582FG-G

-G indicates package is RoHS compliant (*Green*)



Package Configuration



Absolute Maximum Ratings

Parameter	Value
Supply Voltage, V_{DD}	-0.5V to 6V
Supply Voltage, V_{PP}	V_{DD} to 100V
Logic input voltages	-0.5V to $V_{DD}+0.5V$
T_j , junction temperature	-40°C to +125°C
Storage temperature	-65°C +150°C

Operating Conditions

Symbol	Parameter	Min	Typ	Max	Units
V_{DD}	Logic supply voltage	4.5	5.0	5.5	V
V_{PP}	High voltage supply	10	-	90	V
V_{IH}	High-level input voltage	$V_{DD}-0.9$	-	V_{DD}	V
V_{IL}	Low-level input voltage	0	-	0.9	V
T_A	Operating free-air temperature	-40	-	+85	°C

Power-up Sequence

Power-up sequence should be the following:

1	Connect ground.
2	Apply V_{DD} .
3	Set all inputs (Data, CLK, LE, etc.) to a known state.
4	Apply V_{PP} .

Power-down sequence should be the reverse of the above.

DC Electrical Characteristics

(Over operating supply voltages unless otherwise specified)


Symbol	Parameter	Min	Typ	Max	Units	Conditions
I_{PPQ}	V_{PP} quiescent supply current	-	-	100	μA	---
I_{DDQ}	V_{DD} quiescent supply current	-	-	100	μA	---
I_{DD}	V_{DD} supply current	-	-	25	mA	$F_{CLK} = 30MHz, LE = low$
HV_{OH}	High level output voltage	80	85	-	V	$I_{OUT} = +75mA, V_{PP} = 90V$
HV_{OHD}	Output p-channel body diode	-	-	93	V	$I_{OUT} = -75mA, V_{PP} = 90V$
HV_{OL}	Low level output voltage	-	5.0	10	V	$I_{OUT} = -75mA$
HV_{OLD}	Output n-channel body diode	-3.0	-	-	V	$I_{OUT} = +75mA$
I_{IH}	Logic input high current	-	-	1.0	μA	$V_{IH} = V_{DD}$
		10	30	50	μA	$V_{IH} = V_{DD}$, For DIR, and POL only
I_{IL}	Logic input low current	-1.0	-	-	μA	$V_{IL} = -0.3V$
V_{OH}	Logic output high	3.5	-	-	V	$I_{OUT} = 4.0mA$
V_{OL}	Logic output low	-	-	1.0	V	$I_{OUT} = -4.0mA$

AC Electrical Characteristics


(Over operating supply voltages unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Units	Conditions
f_{CLK}	Data clock frequency	-	-	30	MHz	---
t_{wCLK}	Clock pulse width, high and low	16.6	-	-	ns	---
t_{wLE}	LE pulse width, high and low	16.6	-	-	ns	---
t_{su1}	Setup time, $D_{nA/B}$ to CLK	5	-	-	ns	---
t_{su2}	Setup time, CLK to LE	15	-	-	ns	---
t_{su3}	Setup time, LE to $\overline{OL}, \overline{OH}$	25	-	-	ns	---
t_{h1}	Hold time, CLK to $D_{nA/B}$	15	-	-	ns	---
t_{h2}	Hold time, LE to CLK	15	-	-	ns	---
t_{pdHL}	CLK to $D_{nA/B}$	-	-	25	ns	$C = 170pF$
t_{pdLH}	CLK to $D_{nA/B}$	-	-	25	ns	$C = 170pF$
t_{pHL}	LE, $\overline{OH}, \overline{OL}$ to HV_{OUTS}	-	-	300	ns	$C = 170pF$
t_{pLH}	LE, $\overline{OH}, \overline{OL}$ to HV_{OUTS}	-	-	300	ns	$C = 170pF$
t_{pHZL}	OE to HV_{OUTS}	-	-	150	ns	$C = 170pF$
t_{pLZH}	OE to HV_{OUTS}	-	-	150	ns	$C = 170pF$
t_{pHZ}	OE to HV_{OUTS}	-	-	300	ns	---
t_{pLZ}	OE to HV_{OUTS}	-	-	300	ns	---
t_r	HV_{OUTS}	-	-	200	ns	$C = 170pF$
t_f	HV_{OUTS}	-	-	200	ns	$C = 170pF$


Switching Waveforms



Input and Output Equivalent Circuits



Functional Block Diagram



Function Table

Function	Inputs								Outputs		
	RST	Data	CLK	LE	OE	POL	\overline{OL}	\overline{OH}	Shift Reg 1 2...96	HV Outputs 1 2...96	Data Out
All low	L	X	X	X	H	X	L	X	* *...*	L L...L	*
All high	L	X	X	X	H	X	H	L	* *...*	H H...H	*
Outputs Hi-Z	L	X	X	X	L	X	X	X	* *...*	Z Z...Z	*
Invert mode	L	X	X	L	H	H	H	H	* *...*	* *...*(b)	*
Load S/R	L	H or L	\downarrow	L	H	L	H	H	H or L *...*	* *...*	*
Store Data in latches	L	X	X	L	H	L	H	H	* *...*	* *...*	*
	L	X	X	L	H	H	H	H	* *...*	* *...*(b)	*
Transparent mode	L	L	\downarrow	H	H	L	H	H	L *...*	L *...*	*
	L	H	\downarrow	H	H	L	H	H	H *...*	H *...*	*
Reset	H	X	X	X	H	L	H	H	L *...*	L *...*	L

DIR is direction control: H shifts in $Q_N \rightarrow Q_{N-1}$ direction, L shifts in $Q_N \rightarrow Q_{N+1}$ direction.
 Notes: H = high level, L = low level, X = irrelevant, \downarrow = low-to-high transition, (b) indicates inversion
 * = dependent on previous stage's state before the last CLK or last LE high.


Pin Description

Pin Number	Name	Function	Description
65	CLK	Shift register clock	Input data are shifted into the data shift register on the positive edge of the clock.
64	LE	Latch enable input	When LE is high, data is transferred from data shift register to the HV _{OUT} output latch. When LE is low, data is latched into data latches and new data can be clocked into the shift register.
63	RST	Power on reset	1 = Resets all shift registers and latches to low
61	DIR	Shift register direction input	When DIR is set high, the HV _{OUT} loading sequence is HV _{OUT96} to HV _{OUT1} . When DIR is set low, the HV _{OUT} loading sequence is HV _{OUT1} to HV _{OUT96} .
56	POL	Polarity input	Inverts the polarity of the HV _{OUTS} .
57	OE	High impedance control	When OE is high, the HV _{OUTS} are enabled and form a push-pull configuration. When OE is low, all HV _{OUTS} are in a high impedance state.
58	\overline{OL}	All outputs low	When \overline{OL} is low, all HV _{OUTS} are forced to a low state, regardless of data in each channel. When \overline{OL} is high, HV _{OUTS} reflect data in each channel.
59	\overline{OH}	All outputs high	When \overline{OH} is low, all HV _{OUTS} are forced to a high state, regardless of data in each channel. When \overline{OH} is high, HV _{OUTS} reflects data in each channel.
66-71	D _{1A} , D _{2A} , D _{3A} , D _{4A} , D _{5A} , D _{6A}	Data IO input/output designation	When DIR is low, these six IOs are configured as inputs to the data shift registers. When DIR is high, they are configured as outputs of the data shift registers.
50-55	D _{1B} , D _{2B} , D _{3B} , D _{4B} , D _{5B} , D _{6B}	Data IO output/input designation	When DIR is high, these six IOs are configured as inputs to the data shift registers. When DIR is low, they are configured as outputs of the data shift registers.
1-41, 75-76, 80-127, 154-160	HV _{OUT1-96}	High voltage outputs	---
62, 74	GND	Logic ground	---
47, 60	V _{DD}	Logic power	---
45-46, 75-76, 136-137, 140- 141, 144-145	HV _{GND}	High voltage ground	---
42-44, 77-79, 128-129, 131- 132, 149-150, 152-153	V _{PP}	High voltage power	---


Package Pin Configuration

Pin #	Function						
1	HV _{OUT56}	41	HV _{OUT96}	81	HV _{OUT2}	121	HV _{OUT42}
2	HV _{OUT57}	42	V _{PP}	82	HV _{OUT3}	122	HV _{OUT43}
3	HV _{OUT58}	43	V _{PP}	83	HV _{OUT4}	123	HV _{OUT44}
4	HV _{OUT59}	44	V _{PP}	84	HV _{OUT5}	124	HV _{OUT45}
5	HV _{OUT60}	45	HV _{GND}	85	HV _{OUT6}	125	HV _{OUT46}
6	HV _{OUT61}	46	HV _{GND}	86	HV _{OUT7}	126	HV _{OUT47}
7	HV _{OUT62}	47	V _{DD}	87	HV _{OUT8}	127	HV _{OUT48}
8	HV _{OUT63}	48	NC	88	HV _{OUT9}	128	V _{PP}
9	HV _{OUT64}	49	NC	89	HV _{OUT10}	129	V _{PP}
10	HV _{OUT65}	50	D _{6B}	90	HV _{OUT11}	130	NC
11	HV _{OUT66}	51	D _{5B}	91	HV _{OUT12}	131	V _{PP}
12	HV _{OUT67}	52	D _{4B}	92	HV _{OUT13}	132	V _{PP}
13	HV _{OUT68}	53	D _{3B}	93	HV _{OUT14}	133	NC
14	HV _{OUT69}	54	D _{2B}	94	HV _{OUT15}	134	NC
15	HV _{OUT70}	55	D _{1B}	95	HV _{OUT16}	135	NC
16	HV _{OUT71}	56	POL	96	HV _{OUT17}	136	HV _{GND}
17	HV _{OUT72}	57	OE	97	HV _{OUT18}	137	HV _{GND}
18	HV _{OUT73}	58	\overline{OL}	98	HV _{OUT19}	138	NC
19	HV _{OUT74}	59	\overline{OH}	99	HV _{OUT20}	139	NC
20	HV _{OUT75}	60	V _{DD}	100	HV _{OUT21}	140	HV _{GND}
21	HV _{OUT76}	61	DIR	101	HV _{OUT22}	141	HV _{GND}
22	HV _{OUT77}	62	GND	102	HV _{OUT23}	142	NC
23	HV _{OUT78}	63	RST	103	HV _{OUT24}	143	NC
24	HV _{OUT79}	64	LE	104	HV _{OUT25}	144	HV _{GND}
25	HV _{OUT80}	65	CLK	105	HV _{OUT26}	145	HV _{GND}
26	HV _{OUT81}	66	D _{6A}	106	HV _{OUT27}	146	NC
27	HV _{OUT82}	67	D _{5A}	107	HV _{OUT28}	147	NC
28	HV _{OUT83}	68	D _{4A}	108	HV _{OUT29}	148	NC
29	HV _{OUT84}	69	D _{3A}	109	HV _{OUT30}	149	V _{PP}
30	HV _{OUT85}	70	D _{2A}	110	HV _{OUT31}	150	V _{PP}
31	HV _{OUT86}	71	D _{1A}	111	HV _{OUT32}	151	NC
32	HV _{OUT87}	72	NC	112	HV _{OUT33}	152	V _{PP}
33	HV _{OUT88}	73	NC	113	HV _{OUT34}	153	V _{PP}
34	HV _{OUT89}	74	GND	114	HV _{OUT35}	154	HV _{OUT49}
35	HV _{OUT90}	75	HV _{GND}	115	HV _{OUT36}	155	HV _{OUT50}
36	HV _{OUT91}	76	HV _{GND}	116	HV _{OUT37}	156	HV _{OUT51}
37	HV _{OUT92}	77	V _{PP}	117	HV _{OUT38}	157	HV _{OUT52}
38	HV _{OUT93}	78	V _{PP}	118	HV _{OUT39}	158	HV _{OUT53}
39	HV _{OUT94}	79	V _{PP}	119	HV _{OUT40}	159	HV _{OUT54}
40	HV _{OUT95}	80	HV _{OUT1}	120	HV _{OUT41}	160	HV _{OUT55}

160-Lead LQFP (FG) Package Outline



Top View



Side View

- Notes:
1. All dimensions in millimeters. Angles in degrees.
 2. Details of pin 1 identifier are optional, but must be located within the zone indicated.
 3. Corner shape may differ from drawing.

(The package drawings in this data sheet may not reflect the most current specifications. For the latest package outline information go to <http://www.supertex.com/packaging.html>.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell its products for use in such applications, unless it receives an adequate "product liability indemnification insurance agreement". **Supertex** does not assume responsibility for use of devices described and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the **Supertex** website: <http://www.supertex.com>.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Supertex:](#)

[HV582FG-G](#)