www.ti.com

LM5102 High Voltage Half-Bridge Gate Driver with Programmable Delay

Check for Samples: LM5102

FEATURES

- Drives both a High Side and Low Side N-Channel MOSFET
- Independently Programmable High and Low Side Rising Edge Delay
- Bootstrap Supply Voltage Range up to 118V DC
- Fast Turn-Off Propagation Delay (25 ns Typical)
- Drives 1000 pF Loads with 15 ns Rise and Fall Times
- Supply Rail Under-Voltage Lockout
- Low Power Consumption
- Timer Can be Terminated Midway through Sequence

TYPICAL APPLICATIONS

- Current Fed Push-Pull Power Converters
- Half and Full Bridge Power Converters
- Synchronous Buck Converters
- Two Switch Forward Power Converters
- Forward with Active Clamp Converters

DESCRIPTION

The LM5102 High Voltage Gate Driver is designed to drive both the high side and the low side N-Channel MOSFETs in a synchronous buck or a half bridge configuration. The floating high-side driver is capable of working with supply voltages up to 100V. The outputs are independently controlled. The rising edge of each output can be independently delayed with a programming resistor. An integrated high voltage diode is provided to charge the high side gate drive bootstrap capacitor. A robust level shifter operates at high speed while consuming low power and providing clean level transitions from control logic to the high side gate driver. Under-voltage lockout is provided on both the low side and the high side power rails. This device is available in the standard VSSOP-10 pin and the WSON-10 pin packages.


Packages

- VSSOP-10
- WSON-10 (4 mm x 4 mm)





Simplified Block Diagram





Connection Diagram




Figure 1. 10-Lead VSSOP, WSON

PIN FUNCTIONS

В	IN					
_		NAME	DESCRIPTION	APPLICATION INFORMATION		
VSSOP	WSON ⁽¹⁾					
1	1	V_{DD}	Positive gate drive supply	Locally decouple to VSS using low ESR/ESL capacitor, located as close to IC as possible.		
2	2	НВ	High-side gate driver bootstrap rail	Connect the positive terminal of bootstrap capacitor to the HB pin and connect negative terminal of bootstrap capacitor to HS. The Bootstrap capacitor should be placed as close to IC as possible.		
3	3	НО	High-side gate driver output	Connect to gate of high side MOSFET with short low inductance path.		
4	4	HS	High-side MOSFET source connection	Connect bootstrap capacitor negative terminal and source of high side MOSFET.		
5	5	RT1	RT1 High-side output edge delay programming Resistor from RT1 to ground programs the leading of the high side gate driver. The resistor should be close to the IC to minimize noise coupling from adjatraces.			
6	6	RT2	Low-side output edge delay programming	Resistor from RT2 to ground programs the leading edge delay of the low side gate driver. The resistor should be placed close to the IC to minimize noise coupling from adjacent traces.		
7	7	HI	High-side driver control input	TTL compatible thresholds. Unused inputs should be tied to		
8	8	LI	Low-side driver control input	ground and not left open		
9	9	V_{SS}	Ground return	All signals are referenced to this ground.		
19	19	LO	Low-side gate driver output	Connect to the gate of the low side MOSFET with a short low inductance path.		

(1) For the WSON package, it is recommended that the exposed pad on the bottom of the LM5100 / LM5101 be soldered to ground plane on the PC board, and the ground plane should extend out from beneath the IC to help dissipate the heat..



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Product Folder Links: LM5102



Absolute Maximum Ratings(1)(2)

V _{DD} to V _{SS}	-0.3V to +18V
V _{HB} to V _{HS}	-0.3V to +18V
LI or HI Inputs to V _{SS}	-0.3V to V _{DD} + 0.3V
LO Output	-0.3V to V _{DD} + 0.3V
HO Output	V_{HS} – 0.3V to V_{HB} + 0.3V
V _{HS} to V _{SS}	-1V to +100V
V _{HB} to V _{SS}	118V
RT1 & RT2 to V _{SS}	-0.3V to 5V
Junction Temperature	+150°C
Storage Temperature Range	−55°C to +150°C
ESD Rating HBM ⁽³⁾	2 kV

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is specified. Operating Ratings do not imply performance limits. For performance limits and associated test conditions, see Electrical Characteristics.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (3) The human body model is a 100 pF capacitor discharged through a 1.5kΩ resistor into each pin. 2 kV for all pins except Pin 2, Pin 3 and Pin 4 which are rated at 500V.

Recommended Operating Conditions

V_{DD}	+9V to +14V
HS	-1V to 100V
НВ	V_{HS} + 8V to V_{HS} + 14V
HS Slew Rate	< 50V/ns
Junction Temperature	-40°C to +125°C

Electrical Characteristics

Specifications in standard typeface are for $T_J = +25^{\circ}C$, and those in **boldface type** apply over the full **operating junction temperature range**. Unless otherwise specified, $V_{DD} = V_{HB} = 12V$, $V_{SS} = V_{HS} = 0V$, $RT1 = RT2 = 100k\Omega$. No Load on LO or HO.

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Units
SUPPLY CU	RRENTS		1			
I _{DD}	V _{DD} Quiescent Current	LI = HI = 0V		0.4	0.6	mA
I _{DDO}	V _{DD} Operating Current	f = 500 kHz		1.5	3	mA
I _{HB}	Total HB Quiescent Current	LI = HI = 0V		0.06	0.2	mA
I _{HBO}	Total HB Operating Current	f = 500 kHz		1.3	3	mA
I _{HBS}	HB to V _{SS} Current, Quiescent	$V_{HS} = V_{HB} = 100V$		0.05	10	μΑ
I _{HBSO}	HB to V _{SS} Current, Operating	f = 500 kHz		0.08		mA
INPUT PINS		<u> </u>				
V _{IL}	Low Level Input Voltage Threshold		0.8	1.8		V
V _{IH}	High Level Input Voltage Threshold			1.8	2.2	V
R _I	Input Pulldown Resistance		100	200	500	kΩ
TIME DELAY	CONTROLS	<u> </u>				
V _{RT}	Nominal Voltage at RT1, RT2		2.7	3	3.3	V
I _{RT}	RT Pin Current Limit	RT1 = RT2 = 0V	0.75	1.5	2.25	mA
V_{th}	Timer Termination Threshold			1.8		V
T _{DL1} , T _{DH1}	Rising edge turn-on delay, RT = 10 k Ω		75	105	150	ns
T _{DL2} , T _{DH2}	Rising edge turn-on delay, RT = 100 k Ω		530	630	750	ns

⁽¹⁾ Min and Max limits are 100% production tested at 25°C. Limits over the operating temperature range are specified through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Tl's Average Outgoing Quality Level (AOQL).

Product Folder Links: LM5102



Electrical Characteristics (continued)

Specifications in standard typeface are for $T_J = +25^{\circ}C$, and those in **boldface type** apply over the full **operating junction temperature range**. Unless otherwise specified, $V_{DD} = V_{HB} = 12V$, $V_{SS} = V_{HS} = 0V$, RT1 = RT2 = $100k\Omega$. No Load on LO or HO.

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Units
UNDER VOL	TAGE PROTECTION	,	1		1	
V_{DDR}	V _{DD} Rising Threshold		6.0	6.9	7.4	V
V_{DDH}	V _{DD} Threshold Hysteresis			0.5		V
V_{HBR}	HB Rising Threshold		5.7	6.6	7.1	V
V _{HBH}	HB Threshold Hysteresis			0.4		V
BOOT STRA	AP DIODE				,	
V_{DL}	Low-Current Forward Voltage	I _{VDD-HB} = 100 μA		0.60	0.9	V
V_{DH}	High-Current Forward Voltage	I _{VDD-HB} = 100 mA		0.85	1.1	V
R _D	Dynamic Resistance	I _{VDD-HB} = 100 mA		0.8	1.5	Ω
LO GATE D	RIVER				,	
V _{OLL}	Low-Level Output Voltage	I _{LO} = 100 mA		0.25	0.4	V
V _{OHL}	High-Level Output Voltage	$I_{LO} = -100 \text{ mA},$ $V_{OHL} = V_{DD} - V_{LO}$		0.35	0.55	٧
I _{OHL}	Peak Pullup Current	V _{LO} = 0V		1.6		Α
I _{OLL}	Peak Pulldown Current	V _{LO} = 12V		1.8		Α
HO GATE D	RIVER				,	
V _{OLH}	Low-Level Output Voltage	I _{HO} = 100 mA		0.25	0.4	V
V _{OHH}	High-Level Output Voltage	I_{HO} = -100 mA, V_{OHH} = V_{HB} - V_{HO}		0.35	0.55	٧
I _{OHH}	Peak Pullup Current	V _{HO} = 0V		1.6		Α
I _{OLH}	Peak Pulldown Current	V _{HO} = 12V		1.8		Α
THERMAL F	RESISTANCE				,	
$\theta_{JA}^{(2)}$	Lucation to Ambient	VSSOP		200		00.001
	Junction to Ambient	WSON-10 ⁽³⁾		40		°C/W

⁽²⁾ The θ_{JA} is not a given constant for the package and depends on the printed circuit board design and the operating environment.

Switching Characteristics

Specifications in standard typeface are for T_J = +25°C, and those in **boldface type** apply over the full **operating junction temperature range**. Unless otherwise specified, $V_{DD} = V_{HB} = 12V$, $V_{SS} = V_{HS} = 0V$, No Load on LO or HO.


Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Units
t _{LPHL}	Lower Turn-Off Propagation Delay LM5102 (LI Falling to LO Falling)			27	56	ns
t _{HPHL}	Upper Turn-Off Propagation Delay LM5102 (HI Falling to HO Falling)			27	56	ns
t _{RC} , t _{FC}	Either Output Rise/Fall Time	C _L = 1000 pF		15		ns
t _R , t _F	Either Output Rise/Fall Time (3V to 9V)	$C_L = 0.1 \mu F$		0.6		μs
t _{BS}	Bootstrap Diode Turn-Off Time	$I_F = 20 \text{ mA}, I_R = 200 \text{ mA}$		50		ns

(1) Min and Max limits are 100% production tested at 25°C. Limits over the operating temperature range are specified through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Tl's Average Outgoing Quality Level (AOQL).

Product Folder Links: LM5102

^{(3) 4} layer board with Cu finished thickness 1.5/1/1/1.5 oz. Maximum die size used. 5x body length of Cu trace on PCB top. 50 x 50mm ground and power planes embedded in PCB. See Application Note AN-1187.

Typical Performance Characteristics



_ _ _ _ _






Figure 4.








Figure 3.

Quiescent Current vs Temperature




Figure 5.

HO & LO Peak Output Current vs Output Voltage




Figure 7.



Typical Performance Characteristics (continued)




Figure 8.




Figure 9.






Figure 10.

LO & HO Gate Drive—High Level Output Voltage vs Temperature





Figure 11.

LO & HO Gate Drive—Low Level Output Voltage vs Temperature



Turn Off Propagation Delay vs Temperature





Figure 13.



Typical Performance Characteristics (continued) v vs RT Resistor Value Turn On Delay vs Temperature (RT = 10k)






Figure 15.

Turn On Delay vs Temperature (RT = 100k)





Figure 16.



LM5102 Waveforms






Figure 17.

Figure 18. Application Timing Waveforms

Operational Notes

The LM5102 offers a unique flexibility with independently programmable delay of the rising edge for both high and low side driver outputs independently. The delays are set with resistors at the RT1 and RT2 pins, and can be adjusted from 100 ns to 600 ns. This feature reduces component count, board space and cost compared to discrete solutions for adjusting driver dead time. The wide delay programming range provides the flexibility to optimize drive signal timing for a wide range of MOSFETs and applications.

The RT pins are biased at 3V and current limited to 1 mA maximum programming current. The time delay generator will accommodate resistor values from 5k to 100k with turn-on delay times that are proportional to the RT resistance. In addition, each RT pin is monitored by a comparator that will bypass the turn-on delay if the RT pin is pulled below the timer elimination threshold (1.8V typical). Grounding the RT pins programs the LM5102 to drive both outputs with minimum turn-on delay.

STARTUP AND UVLO

Both top and bottom drivers include under-voltage lockout (UVLO) protection circuitry which monitors the supply voltage (V_{DD}) and bootstrap capacitor voltage ($V_{HB} - V_{HS}$) independently. The UVLO circuit inhibits each driver until sufficient supply voltage is available to turn-on the external MOSFETs, and the built-in hysteresis prevents chattering during supply voltage transitions. When the supply voltage is applied to V_{DD} pin of LM5102, the top and bottom gates are held low until V_{DD} exceeds UVLO threshold, typically about 6.9V. Any UVLO condition on the bootstrap capacitor will disable only the high side output (HO).



LAYOUT CONSIDERATIONS

The optimum performance of high and low side gate drivers cannot be achieved without taking due considerations during circuit board layout. Following points are emphasized.

- 1. A low ESR/ESL capacitor must be connected close to the IC, and between V_{DD} and V_{SS} pins and between HB and HS pins to support high peak currents being drawn from V_{DD} during turn-on of the external MOSFET.
- 2. To prevent large voltage transients at the drain of the top MOSFET, a low ESR electrolytic capacitor must be connected between MOSFET drain and ground (V_{SS}).
- 3. In order to avoid large negative transients on the switch node (HS) pin, the parasitic inductances in the source of top MOSFET and in the drain of the bottom MOSFET (synchronous rectifier) must be minimized.
- 4. Grounding considerations:
 - The first priority in designing grounding connections is to confine the high peak currents from charging and discharging the MOSFET gate in a minimal physical area. This will decrease the loop inductance and minimize noise issues on the gate terminal of the MOSFET. The MOSFETs should be placed as close as possible to the gate driver.
 - The second high current path includes the bootstrap capacitor, the bootstrap diode, the local ground referenced bypass capacitor and low side MOSFET body diode. The bootstrap capacitor is recharged on the cycle-by-cycle basis through the bootstrap diode from the ground referenced V_{DD} bypass capacitor. The recharging occurs in a short time interval and involves high peak current. Minimizing this loop length and area on the circuit board is important to ensure reliable operation.
- 5. The resistors on the RT1 and RT2 timer pins must be placed very close to the IC and seperated from high current paths to avoid noise coupling to the time delay generator which could disrupt timer operation.

POWER DISSIPATION CONSIDERATIONS

The total IC power dissipation is the sum of the gate driver losses and the bootstrap diode losses. The gate driver losses are related to the switching frequency (f), output load capacitance on LO and HO (C_L), and supply voltage (V_{DD}) and can be roughly calculated as:

$$P_{DGATES} = 2 \cdot f \cdot C_{L} \cdot V_{DD}^{2}$$
 (1)

There are some additional losses in the gate drivers due to the internal CMOS stages used to buffer the LO and HO outputs. The following plot shows the measured gate driver power dissipation versus frequency and load capacitance. At higher frequencies and load capacitance values, the power dissipation is dominated by the power losses driving the output loads and agrees well with the above equation. This plot can be used to approximate the power losses due to the gate drivers.





Figure 19. Gate Driver Power Dissipation (LO + HO) V_{CC} = 12V, Neglecting Diode Losses



The bootstrap diode power loss is the sum of the forward bias power loss that occurs while charging the bootstrap capacitor and the reverse bias power loss that occurs during reverse recovery. Since each of these events happens once per cycle, the diode power loss is proportional to frequency. Larger capacitive loads require more current to recharge the bootstrap capacitor resulting in more losses. Higher input voltages (V_{IN}) to the half bridge result in higher reverse recovery losses. The following plot was generated based on calculations and lab measurements of the diode recovery time and current under several operating conditions. This can be useful for approximating the diode power dissipation.






Figure 20. Diode Power Dissipation $V_{IN} = 80V$

Figure 21. Diode Power Dissipation $V_{IN} = 40V$

The total IC power dissipation can be estimated from the above plots by summing the gate drive losses with the bootstrap diode losses for the intended application. Because the diode losses can be significant, an external diode placed in parallel with the internal bootstrap diode (refer to Figure 22) and can be helpful in removing power from the IC. For this to be effective, the external diode must be placed close to the IC to minimize series inductance and have a significantly lower forward voltage drop than the internal diode.




Figure 22. LM5102 Driving MOSFETs Connected in Half-Bridge Configuration

SNVS268A -MAY 2004-REVISED MARCH 2013



REVISION HISTORY

Ch	anges from Original (March 2013) to Revision A	Page
•	Changed layout of National Data Sheet to TI format	11





23-Sep-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_		Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
LM5102MM	ACTIVE	VSSOP	DGS	10		TBD	Call TI	Call TI	-40 to 125	5102	Samples
LM5102MM/NOPB	ACTIVE	VSSOP	DGS	10	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	5102	Samples
LM5102MMX	ACTIVE	VSSOP	DGS	10		TBD	Call TI	Call TI	-40 to 125	5102	Samples
LM5102MMX/NOPB	ACTIVE	VSSOP	DGS	10	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	5102	Samples
LM5102SD	ACTIVE	WSON	DPR	10	1000	TBD	Call TI	Call TI	-40 to 125	5102SD	Samples
LM5102SD/NOPB	ACTIVE	WSON	DPR	10	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	5102SD	Samples
LM5102SDX	ACTIVE	WSON	DPR	10		TBD	Call TI	Call TI	-40 to 125	5102SD	Samples
LM5102SDX/NOPB	ACTIVE	WSON	DPR	10	4500	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	5102SD	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, Tl Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

23-Sep-2013

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Sep-2013


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM5102MM/NOPB	VSSOP	DGS	10	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM5102MMX/NOPB	VSSOP	DGS	10	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM5102SD	WSON	DPR	10	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM5102SD/NOPB	WSON	DPR	10	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM5102SDX/NOPB	WSON	DPR	10	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1

www.ti.com 23-Sep-2013




*All dimensions are nominal

7 til difficilisions are normilar							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM5102MM/NOPB	VSSOP	DGS	10	1000	210.0	185.0	35.0
LM5102MMX/NOPB	VSSOP	DGS	10	3500	367.0	367.0	35.0
LM5102SD	WSON	DPR	10	1000	210.0	185.0	35.0
LM5102SD/NOPB	WSON	DPR	10	1000	210.0	185.0	35.0
LM5102SDX/NOPB	WSON	DPR	10	4500	367.0	367.0	35.0

DGS (S-PDSO-G10)


PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation BA.







IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>