- **Ultrafast Operation . . . 7.6 ns (Typ)**
- **Low Positive Supply Current** 10.6 mA (Typ)
- Operates From a Single 5-V Supply or From a Split ±5-V Supply
- **Complementary Outputs**
- **Low Offset Voltage**
- No Minimum Slew Rate Requirement
- **Output Latch Capability**
- **Functional Replacement to the LT1016**

description

The TL3016 is an ultrafast comparator designed to interface directly to TTL logic while operating from either a single 5-V power supply or dual ±5-V supplies. It features extremely tight offset voltage and high gain for precision applications. It has complementary outputs that can be latched using the LATCH ENABLE terminal. Figure 1 shows the positive supply current of this comparator. The TL3016 only requires 10.6 mA (typical) to achieve a propagation delay of 7.6 ns.


The TL3016 is a pin-for-pin functional replacement for the LT1016 comparator, offering higher speed operation but consuming half the power.

AVAILABLE OPTIONS


	PACKAG	CUID	
TA	SMALL OUTLINE† (D)	TSSOP (PW)	CHIP FORM [‡] (Y)
0°C to 70°C	TL3016CD	TL3016CPWLE	TL3016Y
-40°C to 85°C	TL3016ID	TL3016IPWLE	_

[†]The PW packages are available left-ended taped and reeled only. ‡ Chip forms are tested at $T_A = 25$ °C only.


D AND PW PACKAGE (TOP VIEW)



symbol (each comparator)



POSITIVE SUPPLY CURRENT FREE-AIR TEMPERATURE








Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



TL3016Y chip information

This chip displays characteristics similar to the TL3016C. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



COMPONENT	COUNT
Bipolars	53
MOSFETs	49
Resistors	46
Capacitors	14



TL3016, TL3016Y ULTRA-FAST LOW-POWER PRECISION COMPARATORS

SLCS130D - MARCH 1997 - REVISED MARCH 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{DD} (see Note 1)	– 7 V to 7 \
Differential input voltage, V _{ID} (see Note 2)	
Input voltage range, V ₁	
Input voltage, V _I (LATCH ENABLE)	
Output current, IO	
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	40°C to 85°C
Storage temperature range, T _{stq}	– 65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.

2. Differential voltages are at IN+ with respect to IN-.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW
PW	525 mW	4.2 mW/°C	336 mW



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

TL3016, TL3016Y ULTRA-FAST LOW-POWER PRECISION COMPARATORS

SLCS130D - MARCH 1997 - REVISED MARCH 2000

electrical characteristics at specified operating free-air temperature, V_{DD} = ± 5 V, V_{LE} = 0 (unless otherwise noted)

	DADAMETED				ΓL3016C	;	TL3016I			UNIT
	PARAMETER	TEST CONDIT	IONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNII
V/10	Input offset voltage	T _A = 25°C			0.5	3		0.5	3	mV
VIO	input onset voitage	T _A = full range				3.5			3.5	IIIV
ανιο	Temperature coefficient of input offset voltage				-4.8			-4.5		μV/°C
1	logue effect current	T _A = 25°C			0.1	0.6		0.1	0.6	
lio	Input offset current	T _A = full range			0.9			1.3	μΑ	
l.s	Input bias current T _A = 25°C			6	10		6	10		
IB	input bias current	T _A = full range	· -			10			10	μΑ
\/.op	Common-mode input	ode input $V_{DD} = \pm 5 V$		-3.75		3.5	-3.75		3.5	V
VICR	voltage range	V _{DD} = 5 V		1.25		3.5	1.25		3.5	v
CMRR	Common-mode rejection ratio	$-3.75 \le V_{IC} \le 3.5 V$,	T _A = 25°C	80	97		80	97		dB
ksvR Supply-voltage rejection	Positive supply: 4.6 V \leq +V _{DD} \leq 5.4 V, T _A = 25°C		60	72		60	72		dB	
rsvr	ratio	Negative supply: −7 V ≤ T _A = 25°C	$I - V_{DD} \le -2 V$,	80	100		80	100		ив
\/a:	Low-level output voltage	$I_{\text{(sink)}} = 4 \text{ mA},$ $T_{\text{A}} = 25^{\circ}\text{C}$	V+ ≤ 4.6 V,		500	600		500	600	mV
VOL	Low-level output voltage	$I_{(sink)} = 10 \text{ mA},$ $T_A = 25^{\circ}\text{C}$	V+ ≤ 4.6 V,		750			750		IIIV
Vон	High-level output voltage	V+ ≤ 4.6 V, T _A = 25°C	$I_O = 1 \text{ mA},$	3.6	3.9		3.6	3.9		V
VOH	riigii-ieveroutput voitage	V+ ≤ 4.6 V, T _A = 25°C	$I_O = 10 \text{ mA},$	3.4	3.7		3.4	3.7		v
la a	Positive supply current	T _A = full range			10.6	12.5		10.6	12.5	mA
IDD	Negative supply current	IA - Iuli laliye		-1.8	-1.3		-2.4	-1.3		IIIA
V _{IL}	Low-level input voltage (LATCH ENABLE)					0.8			0.8	V
VIH	High-level input voltage (LATCH ENABLE)			2			2			V
1	Low-level input current	V _{LE} = 0			0	1		0	1	μΑ
IIL	(LATCH ENABLE)	V _{LE} = 2 V			24	39		24	45	μΑ

[†] Full range for the TL3016C is $T_A = 0^{\circ}$ C to 70° C. Full range for the TL3016I is $T_A = -40^{\circ}$ C to 85° C. ‡ All typical values are measures with $T_A = 25^{\circ}$ C.



SLCS130D - MARCH 1997 - REVISED MARCH 2000

switching characteristics, V_{DD} = ± 5 V, V_{LE} = 0 (unless otherwise noted)

	PARAMETER	TEOT 001	TEST CONDITIONS†			TL3016C			TL3016I		
	PARAMETER	TEST CONDITIONS!		MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
l. l .		$\Delta V_{I} = 100 \text{ mV},$	T _A = 25°C		7.8	10		7.8	10		
		T _A = full range		7.8	11.2		7.8	12.2	20		
pd1 ا	^t pd1 Propagation delay time [‡]	$\Delta V_{I} = 100 \text{ mV},$	T _A = 25°C		7.6	10		7.6	10	ns	
		$V_{OD} = 20 \text{ mV}$	T _A = full range		7.6	11.2		7.6	12.2		
tsk(p)	Pulse skew (t _{pd+} - t _{pd-})	$\Delta V_I = 100 \text{ mV},$ $T_A = 25^{\circ}\text{C}$	$V_{OD} = 5 \text{ mV},$		0.5			0.5		ns	
t _{su}	Setup time, LATCH ENABLE				2.5			2.5		ns	

TYPICAL CHARACTERISTICS

Table of Graphs


			FIGURE
		vs Input voltage	2
ICC	Positive supply current	vs Frequency	3
		vs Free-air temperature	4
ICC	Negative supply current	vs Free-air temperature	5
		vs Overdrive voltage	6
^t pd		vs Supply voltage	7
	Propagation delay time	vs Input impedance	8
		vs Load capacitance	9
		vs Free-air temperature	10
VIC	Common-mode input voltage	vs Free-air temperature	11
	Input threshold voltage (LATCH ENABLE)	vs Free-air temperature	12
V-	Output valtage	vs Output source current	13
VO	Output voltage	vs Output sink current	14
l _l	Input current (LATCH ENABLE)	vs Input voltage	15





Full range for the TL3016C is 0°C to 70°C. Full range for the TL3016I is -40° C to 85°C.


† tpd1 cannot be measured in automatic handling equipment with low values of overdrive. The TL3016 is 100% tested with a 1-V step and 500-mV overdrive at TA = 25°C only. Correlation tests have shown that tpd1 limits given can be ensured with this test, if additional dc tests are performed to ensure that all internal bias conditions are correct. For low overdrive conditions, Vos is added to the overdrive.

TYPICAL CHARACTERISTICS













NEGATIVE SUPPLY CURRENT

TYPICAL CHARACTERISTICS










SLCS130D - MARCH 1997 - REVISED MARCH 2000


TYPICAL CHARACTERISTICS

PROPAGATION DELAY TIME FREE-AIR TEMPERATURE 25 V_{CC} = \pm 5 Vt pd - Propagation Delay Time - ns 20 15 Rising Edge 10 **Falling Edge** 5 - 50 - 25 25 50 75 100 125 T_A - Free-Air Temperature - °C Figure 10




vs FREE-AIR TEMPERATURE V_{IT} – Input Threshold Voltage (LATCH ENABLE) – V $V_{CC} = \pm 5 V$ 1.8 1.6 1.4 1.2 1 0.8 0.6 0.4 0.2 -50 -25 25 50 75 100 125 TA - Free-Air Temperature - °C


Figure 12



SLCS130D - MARCH 1997 - REVISED MARCH 2000

TYPICAL CHARACTERISTICS





www.ti.com 30-Jun-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TL3016CD	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	3016C
TL3016CD.A	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	3016C
TL3016CDG4	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	3016C
TL3016CDR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	3016C
TL3016CDR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	3016C
TL3016CPW	Active	Production	TSSOP (PW) 8	150 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	T3016
TL3016CPW.A	Active	Production	TSSOP (PW) 8	150 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	T3016
TL3016CPWR	Active	Production	TSSOP (PW) 8	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	T3016
TL3016CPWR.A	Active	Production	TSSOP (PW) 8	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	T3016
TL3016ID	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	30161
TL3016ID.A	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	30161
TL3016IDR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	30161
TL3016IDR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	30161
TL3016IDRG4	Active	Production	SOIC (D) 8	2500 LARGE T&R	-	Call TI	Call TI	-40 to 85	
TL3016IPW	Active	Production	TSSOP (PW) 8	150 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	Z3016
TL3016IPW.A	Active	Production	TSSOP (PW) 8	150 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	Z3016
TL3016IPWR	Active	Production	TSSOP (PW) 8	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	Z3016
TL3016IPWR.A	Active	Production	TSSOP (PW) 8	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	Z3016

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

www.ti.com 30-Jun-2025

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL3016CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL3016CPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TL3016IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL3016IPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

www.ti.com 24-Jul-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL3016CDR	SOIC	D	8	2500	350.0	350.0	43.0
TL3016CPWR	TSSOP	PW	8	2000	353.0	353.0	32.0
TL3016IDR	SOIC	D	8	2500	350.0	350.0	43.0
TL3016IPWR	TSSOP	PW	8	2000	353.0	353.0	32.0

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TL3016CD	D	SOIC	8	75	505.46	6.76	3810	4
TL3016CD.A	D	SOIC	8	75	505.46	6.76	3810	4
TL3016CDG4	D	SOIC	8	75	505.46	6.76	3810	4
TL3016CPW	PW	TSSOP	8	150	530	10.2	3600	3.5
TL3016CPW.A	PW	TSSOP	8	150	530	10.2	3600	3.5
TL3016ID	D	SOIC	8	75	505.46	6.76	3810	4
TL3016ID.A	D	SOIC	8	75	505.46	6.76	3810	4
TL3016IPW	PW	TSSOP	8	150	530	10.2	3600	3.5
TL3016IPW.A	PW	TSSOP	8	150	530	10.2	3600	3.5



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated