

### **Features**

- Temperature ranges:
  - □ Commercial: 0 °C to 70 °C
    □ Industrial: -40 °C to 85 °C
    □ Automotive-A: -40 °C to 85 °C
- High speed ☐ 55 ns
- CMOS for optimum speed/power
- Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$  and  $\overline{OE}$  features
- TTL-compatible inputs and outputs
- Automatic power-down when deselected
- Available in Pb-free 28-pin SNC package

### **Functional Description**


The CY6264 is a high-performance CMOS static RAM organized as 8192 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable ( $\overline{\text{CE}}_1$ ), an active HIGH chip enable ( $\overline{\text{CE}}_2$ ), and active LOW output enable ( $\overline{\text{OE}}$ ) and three-state drivers. Both devices have an automatic power-down feature ( $\overline{\text{CE}}_1$ ), reducing the power consumption by over 70% when deselected. The CY6264 is packaged in a 450-mil (300-mil body) SOIC.

An active LOW write enable signal  $(\overline{WE})$  controls the writing/reading operation of the memory. When  $\overline{CE}_1$  and  $\overline{WE}$  inputs are both LOW and  $\overline{CE}_2$  is HIGH, data on the eight data input/output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is written into the memory location addressed by the address present on the address pins (A<sub>0</sub> through A<sub>12</sub>). Reading the device is accomplished by selecting the device and enabling the outputs,  $\overline{CE}_1$  and  $\overline{OE}$  active LOW,  $\overline{CE}_2$  active HIGH, while  $\overline{WE}$  remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins is present on the eight data input/output pins.

The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and write enable (WE) is HIGH. A die coat is used to ensure alpha immunity.

For a complete list of related documentation, click here.

## **Logic Block Diagram**





### Contents

Pin Configuration	3
Selection Guide	3
Maximum Ratings	4
Operating Range	4
Electrical Characteristics	4
Capacitance	5
AC Test Loads and Waveforms	
Switching Characteristics	6
Switching Waveforms	
Typical DC and AC Characteristics	
Truth Table	
Address Designators	
Ordering Information	
Ordering Code Definitions	

Package Diagram	13
Acronyms	14
Document Conventions	14
Units of Measure	14
Document History Page	15
Sales, Solutions, and Legal Information	16
Worldwide Sales and Design Support	16
Products	16
PSoC®Solutions	16
Cypress Developer Community	16
Technical Support	16



# **Pin Configuration**

Figure 1. 28-pin SOIC pinout (Top View)



## **Selection Guide**

Description	Range	-55	-70	Unit
Maximum access time		55	70	ns
Maximum operating current	Commercial	100	100	mA
	Industrial	260	200	mA
	Automotive-A	_	200	mA
Maximum CMOS standby current	Commercial	15	15	mA
	Industrial	30	30	mA
	Automotive-A	_	30	mA



# **Maximum Ratings**

DC input voltage <sup>[1]</sup> ......–0.5 V to +7.0 V

Output current into outputs (LOW	)20 mA
Static discharge voltage (per MIL-STD-883, Method 3015)	> 2001 V
Latch-up current	> 200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0 °C to +70 °C	5 V ± 10%
Industrial	-40 °C to +85 °C	
Automotive-A	–40 °C to +85 °C	

### **Electrical Characteristics**

Over the Operating Range

Parameter	Description	Test Condit	-55		-70		Unit		
Parameter	Description	lest Condit	rest Conditions			Min	Max		
V <sub>OH</sub>	Output HIGH voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = -4.0 m	nA	2.4	-	2.4	-	V	
V <sub>OL</sub>	Output LOW voltage	$V_{CC}$ = Min, $I_{OL}$ = 8.0 mA	\	-	0.4	_	0.4	V	
V <sub>IH</sub>	Input HIGH voltage			2.2	V <sub>CC</sub>	2.2	V <sub>CC</sub>	V	
V <sub>IL</sub>	Input LOW voltage <sup>[1]</sup>			-0.5	8.0	-0.5	8.0	V	
I <sub>IX</sub>	Input leakage current	$GND \leq V_I \leq V_{CC}$		<b>-</b> 5	+5	<b>-</b> 5	+5	μА	
I <sub>OZ</sub>	Output leakage current	$GND \le V_1 \le V_{CC}$ , output	disabled	<b>-</b> 5	+5	<b>–</b> 5	+5	μА	
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	V <sub>CC</sub> = Max, I <sub>OUT</sub> = 0 mA	Commercial	_	100	_	100	mA	
			Industrial	-	260	_	200		
			Automotive-A	_		_	200		
I <sub>SB1</sub>	Automatic CE <sub>1</sub> power-down	$Max \ V_{CC}, \ \overline{CE}_1 \ge V_{IH},$	Commercial	_	20	_	20	mA	
	current	Min duty cycle =100%	Industrial	-	50	_	40		
			Automotive-A	-		_	40		
I <sub>SB2</sub>	Automatic CE <sub>1</sub> power-down	Max V <sub>CC</sub> ,	Commercial	-	15	_	15	mA	
	current	$CE_1 \ge V_{CC} - 0.3 \text{ V},$ $V_{IN} \ge V_{CC} - 0.3 \text{ V or}$	Industrial	_	30	_	30		
		$V_{IN} \leq 0.3 \text{ V}$	Automotive-A	_		_	30		

### Note

Document Number: 001-02367 Rev. \*G

<sup>1.</sup> Minimum voltage is equal to -3.0 V for pulse durations less than 30 ns.




# Capacitance

Parameter [2]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 5.0 \text{V}$	7	pF
C <sub>OUT</sub>	Output capacitance		7	pF

## **AC Test Loads and Waveforms**

Figure 2. AC Test Loads and Waveforms



Note
2. Tested initially and after any design or process changes that may affect these parameters.



## **Switching Characteristics**

Over the Operating Range

<b>D</b> [3]	Described on	-4	55	-	70	11.24				
Parameter [3]	Description	Min	Max	Min	Max	Unit				
READ CYCLE	READ CYCLE									
t <sub>RC</sub>	Read cycle time	55	_	70	_	ns				
t <sub>AA</sub>	Address to data valid	_	55	_	70	ns				
t <sub>OHA</sub>	Data hold from address change	5		5	_	ns				
t <sub>ACE1</sub>	CE <sub>1</sub> LOW to data valid	_	55	_	70	ns				
t <sub>ACE2</sub>	CE <sub>2</sub> HIGH to data valid	_	40	_	70	ns				
t <sub>DOE</sub>	OE LOW to data valid	_	25	_	35	ns				
t <sub>LZOE</sub>	OE LOW to low Z	3		5	_	ns				
t <sub>HZOE</sub>	OE HIGH to high Z <sup>[4]</sup>	_	20	_	30	ns				
t <sub>LZCE1</sub>	CE <sub>1</sub> LOW to low Z <sup>[5]</sup>	5	_	5	_	ns				
t <sub>LZCE2</sub>	CE <sub>2</sub> HIGH to low Z	3	_	5	_	ns				
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH to high Z <sup>[4, 6]</sup> CE <sub>2</sub> LOW to high Z	-	20	-	30	ns				
t <sub>PU</sub>	CE <sub>1</sub> LOW to power-up	0	_	0	_	ns				
t <sub>PD</sub>	CE <sub>1</sub> HIGH to power-down	_	25	_	30	ns				
WRITE CYCLE	[6, 7]	<u>.</u>								
t <sub>WC</sub>	Write cycle time	50	-	70	_	ns				
t <sub>SCE1</sub>	CE <sub>1</sub> LOW to write end	40	-	60	_	ns				
t <sub>SCE2</sub>	CE <sub>2</sub> HIGH to write end	30	-	50	_	ns				
t <sub>AW</sub>	Address setup to write end	40	-	55	_	ns				
t <sub>HA</sub>	Address hold from write end	0	-	0	_	ns				
t <sub>SA</sub>	Address setup to write start	0	-	0	_	ns				
t <sub>PWE</sub>	WE pulse width	25	-	40	_	ns				
t <sub>SD</sub>	Data setup to write end	25	-	35	_	ns				
t <sub>HD</sub>	Data hold from write end	0	-	0	_	ns				
t <sub>HZWE</sub>	WE LOW to high Z <sup>[4]</sup>	_	20	_	30	ns				
t <sub>LZWE</sub>	WE HIGH to low Z	5	-	5	_	ns				

### Notes

Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.
 t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with C<sub>L</sub> = 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
 At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub> for any device.
 The internal write time of the memory is defined by the overlap of CE<sub>1</sub> LOW, CE<sub>2</sub> HIGH, and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
 The minimum write cycle time for Write Cycle No. 3 (WE Controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.



## **Switching Waveforms**

Figure 3. Read Cycle No. 1 [8, 9]





Figure 4. Read Cycle No. 2 [10, 11]



### Notes

<sup>8.</sup> Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .  $CE_2 = V_{IH}$ .

9. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.

10.  $\overline{WE}$  is HIGH for read cycle.

11. Data I/O is High Z if  $\overline{OE} = V_{IH}$ ,  $\overline{CE}_1 = V_{IH}$ , or  $\overline{WE} = V_{IL}$ .



### Switching Waveforms (continued)

Figure 5. Write Cycle No. 1 (WE Controlled) [12, 13]





Figure 6. Write Cycle No. 2 (CE Controlled) [12, 13, 14]




<sup>12.</sup> Address valid prior to <u>or coincident with CE transition LOW.</u>
13. Data I/O is High Z if OE = V<sub>IH</sub>, CE<sub>1</sub> = V<sub>IH</sub>, or WE = V<sub>IL</sub>.
14. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.



## Switching Waveforms (continued)


Figure 7. Write Cycle No. 3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW) [15, 16]



Notes\_
15. If CE goes HIGH simultaneously with WE HIGH, the <u>output</u> remains in a high-impedance state.
16. The minimum write cycle time for Write Cycle No. 3 (WE Controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.
17. During this period, the I/Os are in output state and input signals should not be applied.



## Typical DC and AC Characteristics





## **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	Input/Output	Mode
Н	Х	Х	Х	High Z	Deselect/Power-down
Х	L	Х	Х	High Z	Deselect
L	Н	Н	L	Data Out	Read
L	Н	L	Х	Data In	Write
L	Н	Н	Н	High Z	Deselect

# **Address Designators**

Address Name	Address Function	Pin Number
A4	X3	2
A5	X4	3
A6	X5	4
A7	X6	5
A8	X7	6
A9	Y1	7
A10	Y4	8
A11	Y3	9
A12	Y0	10
A0	Y2	21
A1	X0	23
A2	X1	24
A3	X2	25




### **Ordering Information**

Table 1 lists the CY6264 key package features and ordering codes. The table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at <a href="http://www.cypress.com/products">www.cypress.com/products</a>.

Table 1. Static RAM Key Features and Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
55	CY6264-55SNXI	51-85092	28-pin SNC (300 Mils) Narrow Body (Pb-free)	Industrial


### **Ordering Code Definitions**





## **Package Diagram**

Figure 8. 28-pin SNC (300 Mils) SN28.3 (Narrow Body) Package Outline, 51-85092





# **Acronyms**

Acronym	Description			
CMOS	Complementary Metal Oxide Semiconductor			
I/O	Input/Output			
SRAM	Static Random Access Memory			
TSOP	Thin Small Outline Package			
VFBGA	Very Fine-Pitch Ball Grid Array			

## **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure		
°C	degrees Celsius		
MHz	megahertz		
μΑ	microampere		
mA	milliampere		
ns	nanosecond		
Ω	ohm		
pF	picofarad		
V	volt		
W	watt		



# **Document History Page**

Document Title: CY6264, 8K × 8 Static RAM Document Number: 001-02367					
Revision	ECN	Orig. of Change	Submission date	Description of Change	
**	384870	PCI	06/28/05	Spec # change from 38-00425 to 001-02367	
*A	488954	VKN	See ECN	Added Automotive temperature range related information in all instances across the document.  Updated Electrical Characteristics: Changed description of I <sub>IX</sub> parameter from "Input Load Current" to "Input Leakage Current".  Removed I <sub>OS</sub> parameter and its details.  Updated Ordering Information: Updated part numbers.  Replaced "28-pin SOIC" with "28-pin SNC" in "Package Type" column.	
*B	2892510	VKN	See ECN	Updated Ordering Information. Updated Package Diagram. Added Sales, Solutions, and Legal Information.	
*C	3329873	RAME	07/27/11	Removed "AN1064 - SRAM System Design Guidelines" related information in all instances across the document.  Added Ordering Code Definitions under Ordering Information.  Added Acronyms, and Units of Measure.  Updated to new template.	
*D	4122787	VINI	09/13/2013	Updated Package Diagram: spec 51-85092 – Changed revision from *C to *E. Updated to new template. Completing Sunset Review.	
*E	4525875	VINI	10/06/2014	Updated Maximum Ratings: Referred Note 1 in "Supply voltage to ground potential". Updated Switching Characteristics: Added Note 7 and referred the same note in "WRITE CYCLE". Updated Switching Waveforms: Added Figure 7. Added Note 15, 16, 17 and referred the same notes in Figure 7. Completing Sunset Review.	
*F	4576406	VINI	01/16/2015	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Updated Ordering Information: Updated part numbers.	
*G	5478038	VINI	10/17/2016	Updated Ordering Information: Updated part numbers. Updated to new template. Completing Sunset Review.	



### Sales, Solutions, and Legal Information

### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Lighting & Power Control cypress.com/powerpsoc Memory cypress.com/memory **PSoC** cypress.com/psoc Touch Sensing cypress.com/touch **USB Controllers** cypress.com/usb Wireless/RF

cypress.com/wireless

### PSoC<sup>®</sup>Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

### **Cypress Developer Community**

Forums | Projects | Video | Blogs | Training | Components

### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2005-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through reselfers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-02367 Rev. \*G Revised October 17, 2016 Page 16 of 16