


General Description

The AON6910A is designed to provide a high efficiency synchronous buck power stage with optimal layout and board space utilization. It includes two specialized MOSFETs in a dual Power DFN5x6B package. The Q1 "High Side" MOSFET is designed to minimize switching losses. The Q2 "Low Side" MOSFET is designed for low $R_{DS(ON)}$ to reduce conduction losses. Power losses are minimized due to an extremely low combination of $R_{DS(ON)}$ and C_{rss} . In addition, switching behavior is well controlled with a "Schottky style" soft recovery body diode.

Product Summary

	Q1	Q2
V_{DS}	30V	30V
I_D (at $V_{GS}=10V$)	37A	80A
$R_{DS(ON)}$ (at $V_{GS}=10V$)	<14m Ω	<4.1m Ω
$R_{DS(ON)}$ (at $V_{GS} = 4.5V$)	<20m Ω	<5.0m Ω

100% UIS Tested
100% R_g Tested



Absolute Maximum Ratings $T_A=25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Max Q1	Max Q2	Units
Drain-Source Voltage	V_{DS}	30		V
Gate-Source Voltage	V_{GS}	± 20	± 12	V
Continuous Drain Current	$T_C=25^\circ\text{C}$	37	80	A
	$T_C=100^\circ\text{C}$	23	52	
Pulsed Drain Current ^c	I_{DM}	85	190	
Continuous Drain Current	$T_A=25^\circ\text{C}$	9.1	16	A
	$T_A=70^\circ\text{C}$	7.2	13	
Avalanche Current ^c	I_{AS}, I_{AR}	21	35	A
Avalanche Energy $L=0.1\text{mH}$ ^c	E_{AS}, E_{AR}	22	61	mJ
Power Dissipation ^B	$T_C=25^\circ\text{C}$	31	52	W
	$T_C=100^\circ\text{C}$	12.5	20	
Power Dissipation ^A	$T_A=25^\circ\text{C}$	1.9	2	W
	$T_A=70^\circ\text{C}$	1.2	1.3	
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 150		$^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Typ Q1	Typ Q2	Max Q1	Max Q2	Units
Maximum Junction-to-Ambient ^A	$R_{\theta JA}$	29	27	35	32	$^\circ\text{C/W}$
Maximum Junction-to-Ambient ^{A D}		56	51	67	61	$^\circ\text{C/W}$
Maximum Junction-to-Case	$R_{\theta JC}$	3.3	2	4	2.4	$^\circ\text{C/W}$

Q1 Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0V	30			V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =30V, V _{GS} =0V T _J =55°C			1 5	μA
I _{GSS}	Gate-Body leakage current	V _{DS} =0V, V _{GS} = ±20V			100	nA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} I _D =250μA	1.3	1.8	2.4	V
I _{D(ON)}	On state drain current	V _{GS} =10V, V _{DS} =5V	85			A
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =9.1A T _J =125°C		11.5 17.5	14 21	mΩ
		V _{GS} =4.5V, I _D =9.1A		16	20	mΩ
g _{FS}	Forward Transconductance	V _{DS} =5V, I _D =9.1A		30		S
V _{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V		0.73	1	V
I _S	Maximum Body-Diode Continuous Current				33	A
DYNAMIC PARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =15V, f=1MHz	400	510	670	pF
C _{oss}	Output Capacitance		150	220	310	pF
C _{rss}	Reverse Transfer Capacitance		13	22	38	pF
R _g	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz	0.9	1.8	2.7	Ω
SWITCHING PARAMETERS						
Q _g (10V)	Total Gate Charge	V _{GS} =10V, V _{DS} =15V, I _D =9.1A	5.9	7.4	9	nC
Q _g (4.5V)	Total Gate Charge		2.6	3.3	4.0	nC
Q _{gs}	Gate Source Charge		1.2	1.5	1.8	nC
Q _{gd}	Gate Drain Charge		0.8	1.4	2	nC
t _{D(on)}	Turn-On DelayTime	V _{GS} =10V, V _{DS} =15V, R _L =0.75Ω, R _{GEN} =3Ω		4.3		ns
t _r	Turn-On Rise Time			8		ns
t _{D(off)}	Turn-Off DelayTime			15.8		ns
t _f	Turn-Off Fall Time			3.4		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =9.1A, dI/dt=500A/μs	7.2	9	11	ns
Q _{rr}	Body Diode Reverse Recovery Charge	I _F =9.1A, dI/dt=500A/μs	11.8	14.7	17.7	nC

A. The value of R_{θJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25°C. The Power dissipation P_{DSM} is based on R_{θJA} and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design.

B. The power dissipation P_D is based on T_{J(MAX)}=150°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature T_{J(MAX)}=150°C. Ratings are based on low frequency and duty cycles to keep initial T_J ≈ 25°C.

D. The R_{θJA} is the sum of the thermal impedance from junction to case R_{θJC} and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300 μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=150°C. The SOA curve provides a single pulse rating.

G. The maximum current rating is limited by package.

H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25°C.

COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

Q1-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Fig 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




Figure 6: Body-Diode Characteristics (Note E)

Q1-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

Q1-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Single Pulse Avalanche capability (Note C)




Figure 13: Power De-rating (Note F)




Figure 14: Current De-rating (Note F)




Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note H)




Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

Q2 Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =10mA, V _{GS} =0V	30			V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =30V, V _{GS} =0V T _J =125°C			0.5 100	mA
I _{GSS}	Gate-Body leakage current	V _{DS} =0V, V _{GS} = ±12V			100	nA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} I _D =250μA	1.2	1.6	2	V
I _{D(ON)}	On state drain current	V _{GS} =10V, V _{DS} =5V	190			A
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =16A T _J =125°C		3.4 5.5	4.1 6.6	mΩ
		V _{GS} =4.5V, I _D =16A		4	5	mΩ
g _{FS}	Forward Transconductance	V _{DS} =5V, I _D =16A		100		S
V _{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V		0.4	0.7	V
I _S	Maximum Body-Diode Continuous Current				40	A
DYNAMIC PARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =15V, f=1MHz	2730	3415	4100	pF
C _{oss}	Output Capacitance		240	340	440	pF
C _{rss}	Reverse Transfer Capacitance		140	232	325	pF
R _g	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz	0.6	1.2	1.8	Ω
SWITCHING PARAMETERS						
Q _{g(4.5V)}	Total Gate Charge	V _{GS} =10V, V _{DS} =15V, I _D =16A	19	24	29	nC
Q _{gs}	Gate Source Charge			6.6		nC
Q _{gd}	Gate Drain Charge			10		nC
t _{D(on)}	Turn-On DelayTime	V _{GS} =10V, V _{DS} =15V, R _L =0.94Ω, R _{GEN} =3Ω		9		ns
t _r	Turn-On Rise Time			4.5		ns
t _{D(off)}	Turn-Off DelayTime			47		ns
t _f	Turn-Off Fall Time			5.5		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =16A, dI/dt=500A/μs	8	10	12	ns
Q _{rr}	Body Diode Reverse Recovery Charge	I _F =16A, dI/dt=500A/μs	12	15	18	nC

A. The value of R_{θJA} is measured with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25°C. The Power dissipation P_{DSM} is based on R_{θJA} and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design.

B. The power dissipation P_D is based on T_{J(MAX)}=150°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature T_{J(MAX)}=150°C. Ratings are based on low frequency and duty cycles to keep initial T_J=25°C.

D. The R_{θJA} is the sum of the thermal impedance from junction to case R_{θJC} and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300 μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=150°C. The SOA curve provides a single pulse rating.

G. The maximum current rating is limited by package.

H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25°C.

COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)









Figure 6: Body-Diode Characteristics (Note E)

Q2-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Q2-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Single Pulse Avalanche capability (Note C)




Figure 13: Power De-rating (Note F)




Figure 14: Current De-rating (Note F)




Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note H)




Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 17: Diode Reverse Leakage Current vs. Junction Temperature




Figure 18: Diode Forward voltage vs. Junction Temperature




Figure 19: Diode Reverse Recovery Charge and Peak Current vs. Conduction Current




Figure 20: Diode Reverse Recovery Time and Softness Factor vs. Conduction Current




Figure 21: Diode Reverse Recovery Charge and Peak Current vs. di/dt






Figure 22: Diode Reverse Recovery Time and Softness Factor vs. di/dt


Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms

