

Description

The μ PC4064 is a low power J-FET input quad operational amplifier that will operate at voltage levels as low as ± 2.0 V. Input current is typically less than 1 mA. With input bias and offset currents as low as a few pA, the μ PC4064 is an excellent choice for hand-held measurement equipment.


Features

- ☐ Low supply current
- ☐ Very low input bias and offset currents
- ☐ High slew rate
- ☐ High input impedance
- ☐ Output short circuit protection
- ☐ Internal frequency compensation
- ☐ TL064 direct replacement

Ordering Information

Part Number	Package	Operating Temperature Range
μ PC4064C	14-pin plastic DIP	-20 to +70°C
μ PC4064B2	14-pin Miniflat	-20 to +70°C


Pin Configuration



3

Equivalent Circuit

1/4 Circuit



Absolute Maximum Ratings

$T_A = 25^\circ\text{C}$

Supply Voltage Differential	36 V
Power Dissipation, C Package (Note 1)	570 mW
Power Dissipation, G2 Package (Note 2)	550 mW
Differential Input Voltage (Note 3)	± 30 V
Output Short Circuit Duration	Indefinite
Operating Temperature Range	-20 to 70°C

Note:

1. Derate at $8\text{ mW}/^\circ\text{C}$ when $T_A > 25^\circ\text{C}$.
2. Derate at $5.5\text{ mW}/^\circ\text{C}$ when $T_A > 25^\circ\text{C}$.
3. For supply voltage less than $\pm 15\text{ V}$, the absolute maximum input voltage is equal to the supply voltage.

Electrical Characteristics

$T_A = +25^\circ\text{C}$, $V_{\text{SUPP}} = \pm 15\text{ V}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input Offset Voltage	V_{io}		2	10	mV	$R_S = 50\Omega$
Input Offset Voltage	V_{io}			15	mV	$R_S = 50\Omega$, $T_A = T_{\text{opt}}$
Input Offset Voltage Drift	$\Delta V_{io}/\Delta T$		10		$\mu\text{V}/^\circ\text{C}$	$R_S = 50\Omega$, $T_A = T_{\text{opt}}$
Input Offset Current	I_{io}		5	50	μA	
Input Offset Current	I_{io}			1.5	nA	$T_A = T_{\text{opt}}$
Input Bias Current	I_b		10	100	μA	
Input Bias Current	I_b			3	nA	$T_A = T_{\text{opt}}$
Large Signal Voltage Gain	A_{VOL}	70	76		dB	$R_I = 10\text{k}$, $V_O = 10\text{ V}$
Supply Current	I_{SUPP}		800	1000	μA	
Common Mode Rejection Ratio	CMRR	70	95		dB	
Power Supply Rejection Ratio	PSRR	70	95		dB	
Output Voltage Swing	$\pm V_O$	± 12	± 14		V	$R_I = 10\text{k}$
Common Mode Input Voltage	V_{cm}	± 12	$+15$ -13		V	
Output Current	I_O	5 -3.5			mA	$\pm V_O = \pm 10\text{ V}$
Slew Rate	SR		3		$\text{V}/\mu\text{s}$	$R_I = 10\text{k}$
Input Noise Voltage	e_n		30		$\text{nV}/\sqrt{\text{Hz}}$	$f = 1\text{ kHz}$
Gain Bandwidth Product	GBW		1		MHz	
Channel Separation	CS		120		dB	$f = 1$ to 20 kHz

Electrical Characteristics

$T_A = +25^\circ\text{C}$, $V_{\text{SUPP}} = \pm 5\text{ V}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Large Signal Voltage Gain	A_{VOL}	20			dB	
Common Mode Rejection Ratio	CMRR	70	90		dB	
Power Supply Rejection Ratio	PSRR	70	90		dB	
Output Voltage Swing	$\pm V_O$	± 3.8	± 4.1		V	$R_I = 10\text{k}$
Common Mode Input Voltage	V_{cm}	$+4.7$ -2.8	$+5.2$ -3.5		V	