



CYPRESS
SEMICONDUCTOR

CY7C286
CY7C287

64K x 8 Reprogrammable Asynchronous/Registered PROMs

Features

- CMOS for optimum speed/power
- Windowed for reprogrammability
- High speed
 - $t_{SA} = 45$ ns (7C287)
 - $t_{CO} = 15$ ns (7C287)
 - $t_{ACC} = 50$ ns (7C286)
- Low power
 - 120 mA active
 - 40 mA standby (7C286)
- On-chip, edge-triggered output registers (7C287)
- Programmable synchronous (7C287 only) or asynchronous output enable
- EPROM technology, 100% programmable
- $5V \pm 10\%$ V_{CC} , commercial and military
- TTL-compatible I/O
- Slim 300-mil package (7C287)

- Capable of withstanding >2001V static discharge

Functional Description

The CY7C286 and the CY7C287 are high-performance 65,536 by 8-bit CMOS PROMs. The CY7C286 is configured in the JEDEC-standard 512K EPROM pinout and is available in a 28-pin, 600-mil package. Power consumption is 120 mA in the active mode and 40 mA in the standby mode. Access time is 50 ns. The CY7C287 has registered outputs and operates in the synchronous mode. $\bar{E}$ can also be programmed into the synchronous mode, $\bar{E}_S$. It is available in a 28-pin, 300-mil package. The address set-up time is 45 ns and the time from clock HIGH to output valid is 15 ns.

Both the CY7C286 and the CY7C287 are available in a cerDIP package equipped with an erasure window to provide reprogrammability. When exposed to UV light, the PROM is erased and can be repro-

grammed. The memory cells utilize proven EPROM floating-gate technology and byte-wide intelligent programming algorithms.


The CY7C286 and the CY7C287 offer the advantage of low power, superior performance, and programming yield. The EPROM cell requires only 12.5V for the supvoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be 100% tested with each location being written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that the product will meet DC and AC specification limits after customer programming.

Reading the CY7C286 is accomplished by placing active LOW signals on the $\bar{OE}$ and $\bar{CE}$ pins. Reading the CY7C287 is accomplished by placing an active LOW signal on $\bar{E}/\bar{E}_S$. The contents of the memory location addressed by the address lines ($A_0 - A_{15}$) will become available on the output lines ($O_0 - O_7$) on the next rising of CP.


3

PROMS

Logic Block Diagram



Pin Configurations



Selection Guide

		7C286-50	7C286-60	7C286-70	7C286-80
Maximum Access Time (ns)		50	60	70	80
Maximum Operating Current (mA)	Com'l	120	120	90	
	Mil		150	120	120
Maximum Standby Current (mA)	Com'l	40	40	30	
	Mil		50	40	40

		7C287-45	7C287-55	7C287-65
Maximum Set-Up Time (ns)		45	55	65
Maximum Clock to Output (ns)		15	20	25
Maximum Operating Current (mA)	Com'l	120	120	120
	Mil		150	150

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature - 65°C to +150°C

Ambient Temperature with

Power Applied - 55°C to +125°C

Supply Voltage to Ground Potential - 0.5V to +7.0V
(Pin 28 to Pin 14)

DC Voltage Applied to Outputs

in High Z State - 0.5V to +7.0V

DC Input Voltage - 3.0V to +7.0V

DC Program Voltage (Pin 22) 13.0V

UV Exposure 7258 Wsec/cm²

Static Discharge Voltage >2001V
(per MIL-STD-883, Method 3015.2)

Latch-Up Current >200 mA

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ± 10%
Industrial ^[1]	- 40°C to +85°C	5V ± 10%
Military ^[2]	- 55°C to +125°C	5V ± 10%

Electrical Characteristics Over the Operating Range^[3]



Parameter	Description	Test Conditions	7C286-50		7C286-60		7C286-70, 80		Unit
			7C287-45		7C287-55		7C287-65		
			Min.	Max.	Min.	Max.	Min.	Max.	
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = - 2.0 mA	2.4		2.4		2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8.0 mA	Com'l	0.4		0.4		0.4	V
		V _{CC} = Min., I _{OL} = 6.0 mA	Mil			0.4		0.4	
V _{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for Inputs	2.0	V _{CC}	2.0	V _{CC}	2.0	V _{CC}	V
V _{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for Inputs		0.8		0.8		0.8	V
I _{IX}	Input Load Current	GND ≤ V _{IN} ≤ V _{CC}	- 10	+10	- 10	+10	- 10	+10	μA
V _{CD}	Input Diode Clamp Voltage		Note 4						
I _{OZ}	Output Leakage Current	GND ≤ V _{OUT} ≤ V _{CC} , Output Disabled	- 40	+40	- 40	+40	- 40	+40	μA
I _{OS}	Output Short Circuit Current	V _{CC} = Max., V _{OUT} = GND ^[5]	- 20	- 90	- 20	- 90	- 20	- 90	mA
I _{CC} (7C286)	V _{CC} Operating Supply Current	V _{CC} = Max., I _{OUT} = 0 mA	Com'l	120		120		90	mA
		Mil			150		120		
I _{CC} (7C287)	V _{CC} Operating Supply Current	V _{CC} = Max., I _{OUT} = 0 mA	Com'l	120		120		120	mA
		Mil			150		150		
I _{SB} ^[6]	Standby Supply Current	V _{CC} = Max., $\overline{CE}$ = HIGH	Com'l	40		40		30	mA
			Mil			50		40	

Notes:

- Contact a Cypress representative for industrial temperature range specifications.
- T_A is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.
- See Introduction to CMOS PROMs for general information on testing.
- Short circuit test should not exceed 30 seconds.
- Only the CY7C286 has a standby mode.

Capacitance^[4]


Parameter	Description	Test Conditions	Max.	Unit
C_{IN}	Input Capacitance	$T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$, $V_{CC} = 5.0\text{V}$	10	pF
C_{OUT}	Output Capacitance		10	pF

AC Test Loads and Waveform^[4]


C286-6

C286-7

Equivalent to: THEVENIN EQUIVALENT


7C286 Switching Characteristics Over the Operating Range^[3, 4]

Parameter	Description	7C286-50		7C286-60		7C286-70		7C286-80		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t_{ACC}	Address Access Time		50		60		70		80	ns
t_{CE}	Output Valid from $\overline{CE}$		50		60		70		80	ns
t_{OE}	Output Valid from $\overline{OE}$		18		20		25		25	ns
t_{DF}	Output Tri-State from $\overline{CE}/\overline{OE}$		18		20		25		25	ns
t_{PU}	Chip Enable to Power-Up	0		0		0		0		ns
t_{PD}	Chip Disable to Power-Down		40		50		60		60	ns

7C287 Switching Characteristics Over the Operating Range^[3, 4]

Parameter	Description	7C287-45		7C287-55		7C287-65		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t_{SA}	Address Set-Up to Clock HIGH	45		55		65		ns
t_{HA}	Address Hold from Clock HIGH	0		0		0		ns
t_{CO}	Clock HIGH to Output Valid		15		20		25	ns
t_{HZE}	Output High Z from $\overline{E}$		15		20		25	ns
t_{DOE}	Output Valid from $\overline{E}$		15		20		25	ns
t_{PWC}	Clock Pulse Width	15		20		25		ns
$t_{SEs}^{[7]}$	$\overline{E}_S$ Set-Up to Clock HIGH	12		15		18		ns
$t_{HEs}^{[7]}$	$\overline{E}_S$ Hold from Clock HIGH	5		8		10		ns
$t_{HZC}^{[7]}$	Output High Z from CLK/ $\overline{E}_S$		20		25		30	ns
$t_{COs}^{[7]}$	Output Valid from CLK/ $\overline{E}_S$		20		25		30	ns

Note:

7. Parameters with synchronous $\overline{E}_S$ option.

Architecture Configuration Bits


Architecture Bit	Device	Architecture Verify D ₀	Function
$\bar{E}/\bar{E}_S$	7C287	0 = Erased	Asynchronous Output Enable (Pin 20 = $\bar{E}$)
		1 = PGMED	Synchronous Output Enable (Pin 20 = $\bar{E}_S$)

Bit Map

Programmer Address (Hex.)	RAM Data
0000	Data
...	...
FFFF	Data
10000	Control Byte


Architecture Byte (10000H)
D₇ D₀
C₇ C₆ C₅ C₄ C₃ C₂ C₁ C₀

Switching Waveform for the 7C286



C286-8

Switching Waveform for the 7C287



C286-9

Erase Characteristics

Wavelengths of light less than 4000 Angstroms begin to erase the 7C286 and 7C287 in the windowed package. For this reason, an opaque label should be placed over the window if the PROM is exposed to sunlight or fluorescent lighting for extended periods of time.

The recommended dose of ultraviolet light for erasure is a wavelength of 2537 angstroms for a minimum dose (UV intensity multiplied by exposure time) of 25 Wsec/cm². For an ultraviolet lamp with a 12 mW/cm² power rating, the exposure time would be approximately 35 minutes. The 7C286 or 7C287

needs to be within 1 inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high-intensity UV light for an extended period of time. 7258 Wsec/cm² is the recommended maximum dosage.

Programming Modes

Programming support is available from Cypress as well as from a number of third-party software vendors. For detailed programming information, including a listing of software packages, please see the PROM Programming Information located at the end of this section. Programming algorithms can be obtained from any Cypress representative.

Table 1. CY7C286 Mode Selection

	Pin Number ^[8]				
	21	23	20	22	19-15, 13-11
Mode: Read or Output Disable	A₁₀	A₁₁	$\overline{CE}$	$\overline{OE}$	O₇ - O₀
Read	A ₁₀	A ₁₁	V _{IL}	V _{IL}	O ₇ - O ₀
Output Disable	A ₁₀	A ₁₁	X	V _{IH}	High Z
Output Disable & Power Down	A ₁₀	A ₁₁	V _{IH}	X	High Z
Mode: Other	$\overline{PGM}$	LATCH	$\overline{VFY}$	V_{PP}	D₇ - D₀
Program	V _{ILP}	V _{ILP}	V _{IHP}	V _{PP}	D ₇ - D ₀
Program Verify	V _{IHP}	V _{ILP}	V _{ILP}	V _{PP}	O ₇ - O ₀
Program Inhibit	V _{IHP}	V _{ILP}	V _{IHP}	V _{PP}	High Z
Blank Check	V _{IHP}	V _{ILP}	V _{ILP}	V _{PP}	Zeros

Table 2. CY7C287 Mode Selection

	Pin Function ^[8]				
	21	23	20	22	19-15, 13-11
Mode: Read or Output Disable	CP	A₁₄	$\overline{E}$, $\overline{E}_S$	A₁₅	O₇ - O₀
Synchronous Read	V _{IL} /V _{IH}	A ₁₄	V _{IL}	A ₁₅	O ₇ - O ₀
Output Disable - Asynchronous	X	A ₁₄	V _{IH}	A ₁₅	High Z
Output Disable - Synchronous	V _{IL} /V _{IH}	A ₁₄	V _{IH}	A ₁₅	High Z
Mode: Other	$\overline{PGM}$	LATCH	$\overline{VFY}$	V_{PP}	D₇ - D₀
Program	V _{ILP}	V _{ILP}	V _{IHP}	V _{PP}	D ₇ - D ₀
Program Verify	V _{IHP}	V _{ILP}	V _{ILP}	V _{PP}	O ₇ - O ₀
Program Inhibit	V _{IHP}	V _{ILP}	V _{IHP}	V _{PP}	High Z
Blank Check	V _{IHP}	V _{ILP}	V _{ILP}	V _{PP}	Zeros

Note:

8. X = "don't care" but not to exceed V_{CC} ±5%.




Figure 1. Programming Pinouts

Ordering Information^[9]

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
50	CY7C286-50PC	P15	28-Lead (600-Mil) Molded DIP	Commercial
	CY7C286-50WC	W16	28-Lead (600-Mil) Windowed CerDIP	
60	CY7C286-60PC	P15	28-Lead (600-Mil) Molded DIP	Commercial
	CY7C286-60WC	W16	28-Lead (600-Mil) Windowed CerDIP	
	CY7C286-60DMB	D16	28-Lead (600-Mil) CerDIP	Military
	CY7C286-60LMB	L55	32-Pin Rectangular Leadless Chip Carrier	
	CY7C286-60QMB	Q55	32-Pin Windowed Rectangular Leadless Chip Carrier	
	CY7C286-60WMB	W16	28-Lead (600-Mil) Windowed CerDIP	
70	CY7C286-70PC	P15	28-Lead (600-Mil) Molded DIP	Commercial
	CY7C286-70WC	W16	28-Lead (600-Mil) Windowed CerDIP	
	CY7C286-70DMB	D16	28-Lead (600-Mil) CerDIP	Military
	CY7C286-70LMB	L55	32-Pin Rectangular Leadless Chip Carrier	
	CY7C286-70QMB	Q55	32-Pin Windowed Rectangular Leadless Chip Carrier	
	CY7C286-70WMB	W16	28-Lead (600-Mil) Windowed CerDIP	
80	CY7C286-80WMB	W16	28-Lead (600-Mil) Windowed CerDIP	Military
	CY7C286-80QMB	Q55	32-Pin Windowed Rectangular Leadless Chip Carrier	

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
45	CY7C287-45PC	P21	28-Lead (300-Mil) Molded DIP	Commercial
	CY7C287-45WC	W22	28-Lead (300-Mil) Windowed CerDIP	
55	CY7C287-55PC	P21	28-Lead (300-Mil) Molded DIP	Commercial
	CY7C287-55WC	W22	28-Lead (300-Mil) Windowed CerDIP	
	CY7C287-55DMB	D22	28-Lead (300-Mil) CerDIP	Military
	CY7C287-55LMB	L55	32-Pin Rectangular Leadless Chip Carrier	
	CY7C287-55QMB	Q55	32-Pin Windowed Rectangular Leadless Chip Carrier	
	CY7C287-55WMB	W22	28-Lead (300-Mil) Windowed CerDIP	
65	CY7C287-65PC	P21	28-Lead (300-Mil) Molded DIP	Commercial
	CY7C287-65WC	W22	28-Lead (300-Mil) Windowed CerDIP	
	CY7C287-65DMB	D22	28-Lead (300-Mil) CerDIP	Military
	CY7C287-65LMB	L55	32-Pin Rectangular Leadless Chip Carrier	
	CY7C287-65QMB	Q55	32-Pin Windowed Rectangular Leadless Chip Carrier	
	CY7C287-65WMB	W22	28-Lead (300-Mil) Windowed CerDIP	

Note:

9. Most of these products are available in industrial temperature range. Contact a Cypress representative for specifications and product availability.

MILITARY SPECIFICATIONS

Group A Subgroup Testing

DC Characteristics

Parameter	Subgroups
V_{OH}	1, 2, 3
V_{OL}	1, 2, 3
V_{IH}	1, 2, 3
V_{IL}	1, 2, 3
I_{IX}	1, 2, 3
I_{OZ}	1, 2, 3
I_{CC}	1, 2, 3
$I_{SB}^{[10]}$	1, 2, 3

Switching Characteristics

Device	Parameter	Subgroups
7C286	t_{ACC}	7, 8, 9, 10, 11
	t_{CE}	7, 8, 9, 10, 11
	t_{OE}	7, 8, 9, 10, 11
7C287	t_{SA}	7, 8, 9, 10, 11
	t_{HA}	7, 8, 9, 10, 11
	t_{CO}	7, 8, 9, 10, 11
	t_{DOE}	7, 8, 9, 10, 11
	t_{PWC}	7, 8, 9, 10, 11

Note:

10. CY7C286 only.

Document #: 38-00103-G