

# 4283 Group

# SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

REJ03B0109-0101 Rev.1.01 2006.03.20

#### **DESCRIPTION**

The 4283 Group enables fabrication of  $8 \times 7$  key matrix and has the followin timers;

- an 8-bit timer which can be used to set each carrier wave and has two reload register
- an 8-bit timer which can be used to auto-control and has a reload register.

#### **FEATURES**

•	Number of basic instructions		6	86
•	Minimum instruction execution time		8.0 <sub>/</sub>	นร
	(at $f(X_{IN}) = 4.0 \text{ MHz}$ , system clock = $f(X_{IN})/8$ )			
	0	4 0 1/4		٠,

- Supply voltage ...... 1.8 V to 3.6 V
- Subroutine nesting ...... 4 levels


•	Timer
	Timer 1 8-bit timer
	(This has a reload register and carrier wave output auto-control
	function)
	Timer 2 8-bit timer
	(This has two reload registers and carrier wave output function)
	( c c . c . c . c . c . c . c .

- Logic operation function (XOR, OR, AND)
- RAM back-up function
- Oscillation circuit ...... Ceramic resonance
- · Watchdog timer
- · Power-on reset circuit
- Voltage drop detection circuit ...... Typical:1.50 V (system reset)

#### **APPLICATION**

Various remote control transmitters

Part number	ROM size (× 9 bits)	Package		ROM type
M34283G2-XXXGP	2048 words	64 words	20P2F-A	QzROM
M34283G2GP	2048 words	64 words	20P2F-A	QzROM (blank)



# **BLOCK DIAGRAM** Reset (voltage drop detection circuit) System clock generation circuit Port D (2048 words X 9 bits) (64 words X 4 bits) Memory ROM RAM XIN -XOUT CPU core ALU(4 bits) Register A (4 bits) Register D (3 bits) Register B (4 bits) Register B (4 bits) Stack register SK (4 levels) Port G 720 series Port E Internal peripheral function Timer 1 (8 bits, carrier wave output control) Timer/Remote-control carrier-wave output Timer 2 (8 bits, carrier wave generation) Watchdog timer (14 bits) I/O port

## PERFORMANCE OVERVIEW

Pa	arametei	ſ	Function			
Number of basic instructions			68			
Minimum instru	ction ex	ecution time	8.0 $\mu$ s (f(XIN) = 4.0 MHz, system clock = f(XIN)/8, VDD = 3 V)			
Memory sizes	ROM		2048 words X 9 bits			
	RAM		64 words X 4 bits			
Input/Output	D0-D3	Output	Four independent output ports			
ports	D4-D7	I/O	Four independent I/O ports with the pull-down function			
	E0-E2	Input	3-bit input port with the pull-down function			
	E0, E1	Output	2-bit output port (E <sub>0</sub> , E <sub>1</sub> )			
	Go-G3	I/O	4-bit I/O port with the pull-down function			
	CARR	Output	1-bit output port; CMOS output			
Timer 1			8-bit timer with a reload register			
Timer 2		2	8-bit timer with two reload registers			
Subroutine nes	sting		4 levels (However, only 3 levels can be used when the TABP p instruction is executed)			
Device structur	e		CMOS silicon gate			
Package			20-pin plastic molded SSOP (20P2F-A)			
Operating temp	perature	range	−20 °C to 85 °C			
Supply voltage			1.8 V to 3.6 V			
Power	Active I	mode	400 μΑ			
dissipation			(f(XIN) = 4.0  MHz,  system clock = f(XIN)/8, VDD = 3  V)			
(typical value)	RAM ba	ack-up mode	0.1 $\mu$ A (Ta=25°C, VDD = 3 V)			

## **PIN DESCRIPTION**

Pin	Name	Input/Output	Function
VDD	Power supply	_	Connected to a plus power supply.
Vss	Ground	_	Connected to a 0 V power supply.
XIN	System clock input	Input	I/O pins of the system clock generating circuit. Connect a ceramic resonator
Хоит	System clock output	Output	between pins XIN and XOUT. The feedback resistor is built-in between pins XIN and XOUT.
D0-D3	Output port D	Output	Each pin of port D has an independent 1-bit wide output function. The output structure is P-channel open-drain.
D4-D7	I/O port D	I/O	1-bit I/O port. For input use, set the latch of the specified bit to "0." When the built-
			in pull-down transistor is turned on, the key-on wakeup function using "H" level
			sense and the pull-down transistor become valid. The output structure is P-channel
			open-drain.
E0-E2	I/O port E	Output	2-bit (E <sub>0</sub> , E <sub>1</sub> ) output port. The output structure is P-channel open-drain.
		Input	3-bit input port. For input use (E <sub>0</sub> , E <sub>1</sub> ), set the latch of the specified bit to "0."
			When the built-in pull-down transistor is turned on, the key-on wakeup function
			using "H" level sense and the pull-down transistor become valid. Port E2 has an
			input-only port and has a key-on wakeup function using "H" level sense and pull-
			down transistor.
G0-G3	I/O port G	I/O	4-bit I/O port. For input use, set the latch of the specified bit to "0." The output structure
			is P-channel open-drain. When the built-in pull-down transistor is turned on, the key-
			on wakeup function using "H" level sense and pull-down transistor become valid.
CARR	Carrier wave output	Output	Carrier wave output pin for remote control. The output structure is CMOS circuit.
	for remote control		



#### **CONNECTIONS OF UNUSED PINS**

Pin	Connection	Usage condition
D0-D3	Open.	
	Connect to VDD.	
D4-D7	Open (Set the output latch to "1").	Pull-down transistor OFF.
	Open (Set the output latch to "0").	
	Connect to VDD.	Pull-down transistor OFF.
E0, E1	Open (Set the output latch to "1").	Pull-down transistor OFF.
	Open (Set the output latch to "0").	
	Connect to VDD.	Pull-down transistor OFF.
E <sub>2</sub>	Open.	
	Connect to Vss.	
G0-G3	Open (Set the output latch to "1").	Pull-down transistor OFF.
	Open (Set the output latch to "0").	
	Connect to VDD.	Pull-down transistor OFF.
CARR	Open.	

(Note when connecting to Vss and VDD)

• Connect the unused pins to Vss or Vpp at the shortest distance and use the thick wire against noise.

#### PORT FUNCTION

Port	Pin	Input/	Output atrustura	Control	Control	Control	Remark
1 011		Output	Output structure	bits	instructions	registers	Kemark
Port D	D0-D3	Output	P-channel open-drain	1 bit	SD		
		(4)			RD		
					CLD		
	D4-D7	I/O			SD	PU1	Pull-down function and
		(4)			RD		key-on wakeup function
					CLD		(programmable)
					SZD		
Port E	Eo	I/O	P-channel open-drain	Output:	OEA	PU0	Pull-down function and
	E1	(2)		2 bits	IAE		key-on wakeup function
				Input:			(programmable)
	E <sub>2</sub>	Input		3 bits	IAE		
		(1)					
Port G	G0-G3	I/O	P-channel open-drain	4 bits	OGA	PU0	Pull-down function and
		(4)			IAG		key-on wakeup function
							(programmable)
Port CARR	CARR	Output	CMOS	1 bit	SCAR		
		(1)			RCAR		

#### **DEFINITION OF CLOCK AND CYCLE**

• System clock (STCK)

The system clock is the source clock for controlling this product. It can be selected as shown below whether to use the CCK instruction.

CCK instruction	System clock	Instruction clock
When not using	f(XIN)/8	f(XIN)/32
When using	f(XIN)	f(XIN)/4

Instruction clock (INSTCK)


The instruction clock is a signal derived by dividing the system clock by 4, and is the basic clock for controlling CPU. The one instruction clock cycle is equivalent to one machine cycle.

· Machine cycle

The machine cycle is the cycle required to execute the instruction.



#### **PORT BLOCK DIAGRAMS**



# FUNCTION BLOCK OPERATIONS CPU

#### (1) Arithmetic logic unit (ALU)

The arithmetic logic unit ALU performs 4-bit arithmetic such as 4-bit data addition, comparison, and bit manipulation.

#### (2) Register A and carry flag

Register A is a 4-bit register used for arithmetic, transfer, exchange, and I/O operation.

Carry flag CY is a 1-bit flag that is set to "1" when there is a carry with the AMC instruction (Figure 1).

It is unchanged with both A n instruction and AM instruction. The value of A<sub>0</sub> is stored in carry flag CY with the RAR instruction (Figure 2).

Carry flag CY can be set to "1" with the SC instruction and cleared to "0" with the RC instruction.

#### (3) Registers B and E

Register B is a 4-bit register used for temporary storage of 4-bit data, and for 8-bit data transfer together with register A.

Register E is an 8-bit register. It can be used for 8-bit data transfer with register B used as the high-order 4 bits and register A as the low-order 4 bits (Figure 3).

#### (4) Register D

Register D is a 3-bit register.

It is used to store a 7-bit ROM address together with register A and is used as a pointer within the specified page when the TABP p, BLA p, or BMLA p instruction is executed (Figure 4).




Fig. 1 AMC instruction execution example




Fig. 2 RAR instruction execution example




Fig. 3 Registers A, B and register E




Fig. 4 TABP p instruction execution example



#### (5) Most significant ROM code reference enable flag (URS)

URS flag controls whether to refer to the contents of the most significant 1 bit (bit 8) of ROM code when executing the TABP p instruction. If URS flag is "0," the contents of the most significant 1 bit of ROM code is not referred even when executing the TABP p instruction. However, if URS flag is "1," the contents of the most significant 1 bit of ROM code is set to flag CY when executing the TABP p instruction (Figure 4). URS flag is "0" after system is released from reset and returned from RAM back-up mode. It can be set to "1" with the URSC instruction, but cannot be cleared to "0."

#### (6) Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are used to temporarily store the contents of program counter (PC) just before branching until returning to the original routine when;

- performing a subroutine call, or
- executing the table reference instruction (TABP p).

Stack registers (SKs) are four identical registers, so that subroutines can be nested up to 4 levels. However, one of stack registers is used when executing a table reference instruction. Accordingly, be careful not to over the stack. The contents of registers SKs are destroyed when 4 levels are exceeded.

The register SK nesting level is pointed automatically by 2-bit stack pointer (SP).


Figure 5 shows the stack registers (SKs) structure.

Figure 6 shows the example of operation at subroutine call.

#### (7) Skip flag

Skip flag controls skip decision for the conditional skip instructions and continuous described skip instructions.

Note: The 4283 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes "1" if the TABP p, RT, or RTS instruction is skipped.



Stack pointer (SP) points "3" at reset or returning from RAM back-up mode. It points "0" by executing the first BM instruction, and the contents of program counter is stored in SKo. When the BM instruction is executed after four stack registers are used ((SP) = 3), (SP) = 0 and the contents of SKo is destroyed.

Fig. 5 Stack registers (SKs) structure




Fig. 6 Example of operation at subroutine call

#### (8) Program counter (PC)

Program counter (PC) is used to specify a ROM address (page and address). It determines a sequence in which instructions stored in ROM are read. It is a binary counter that increments the number of instruction bytes each time an instruction is executed. However, the value changes to a specified address when branch instructions, subroutine call instructions, return instructions, or the table reference instruction (TABP p) is executed.

Program counter consists of PC<sub>H</sub> (most significant bit to bit 7) which specifies to a ROM page and PC<sub>L</sub> (bits 6 to 0) which specifies an address within a page. After it reaches the last address (address 127) of a page, it specifies address 0 of the next page (Figure 7).

Make sure that the PCH does not exceed after the last page of the built-in ROM.

#### (9) Data pointer (DP)

Data pointer (DP) is used to specify a RAM address and consists of registers X and Y. Register X specifies a file and register Y specifies a RAM digit (Figure 8).

Register Y is also used to specify the port D bit position. When using port D, set the port D bit position to register Y certainly and execute the SD, RD, or SZD instruction (Figure 9).




Fig. 7 Program counter (PC) structure




Fig. 8 Data pointer (DP) structure




Fig. 9 SD instruction execution example

#### PROGRAM MEMORY (ROM)

The program memory is a mask ROM. 1 word of ROM is composed of 9 bits. ROM is separated every 128 words by the unit of page (addresses 0 to 127).

Table 1 ROM size and pages

Part number	ROM size (X 9 bits)	Pages
M34283G2	2048 words	16 (0 to 15)

Page 2 (addresses 010016 to 017F16) is the special page for subroutine calls. Subroutines written in this page can be called from any page with the 1-word instruction (BM). Subroutines extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.

ROM pattern of all addresses can be used as data areas with the TABP p instruction.

#### **DATA MEMORY (RAM)**

1 word of RAM is composed of 4 bits, but 1-bit manipulation (with the SB j, RB j, and SZB j instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers X and Y. Set a value to the data pointer certainly when executing an instruction to access RAM.

Table 2 shows the RAM size. Figure 11 shows the RAM map.

Table 2 RAM size

Part number	RAM size
M34283G2	64 words X 4 bits (256 bits)




Fig. 10 ROM map of M34283G2




Fig. 11 RAM map

#### **TIMERS**

The 4283 Group has the programmable timer.

· Programmable timer

The programmable timer has a reload register and enables the frequency dividing ratio to be set. It is decremented from a setting value n. When it underflows (count to n+1), a timer 1 underflow flag is set to "1," new data is loaded from the reload register, and count continues (auto-reload function).




Fig. 12 Auto-reload function

The 4283 Group timer consists of the following circuit.

- Timer 1: 8-bit programmable timer
- Timer 2 : 8-bit programmable timer

These timers can be controlled with the timer control registers V1 and V2.

Each timer function is described below.

Table 3 Function related timer

Circuit	Structure	Count source	Frequency	Use of output signal	Control
Circuit	Structure	Count source	dividing ratio	Ose of output signal	register
Timer 1	8-bit programmable	Carrier wave output (CARRY)	1 to 256	Carrier wave output control	V1
	binary down counter	Bit 5 of watchdog timer			
Timer 2	8-bit programmable	• f(XIN)	1 to 256	Carrier wave output	V2
	binary down counter	• f(XIN)/2			
14-bit timer	14-bit fixed frequency	Instruction clock	16384	Watchdog timer	
				Timer 1 count source	




Fig. 13 Timers structure

Table 4 Control registers related to timer

	Timer control register V1	a	t reset : 0002	at RAM back-up : 0002	W
\/4-	V12 Carrier wave output auto-control bit		Auto-control output by timer 1 is invalid		
V 12			Carrier wave output auto-control bit	Auto-control output	by timer 1 is valid
.,,	Timer 1 count source selection bit	0	Carrier wave output	it (CARRY)	
V1 <sub>1</sub>		1	Bit 5 of watchdog to	imer (WDT)	
V10	0 Stop (Timer 1 s		Stop (Timer 1 state	e retained)	
	Timer 1 control bit	1	Operating		

Timer control register V2		at reset : 00002		at RAM back-up : 00002	W			
V23	Carrier wave "H" interval expansion bit	0	0 To expand "H" interval is invalid					
V Z3	Carrier wave in interval expansion bit	1	To expand "H" interval is valid (when V22=1 selected)					
1/0-	Corrier ways goneration function control bit	0	Carrier wave generation function invalid					
V2 <sub>2</sub>	Carrier wave generation function control bit	1	Carrier wave gener	Carrier wave generation function valid				
1/0	Time and 0 and 1 a	0	f(XIN)					
V21	Timer 2 count source selection bit	1	f(Xin)/2					
1/0-	VO Time O model in		Stop (Timer 2 state retained)					
V20	Timer 2 control bit	1	Operating					

Note: "W" represents write enabled.

#### (1) Control registers related to timer

Timer control register V1

Register V1 controls the timer 1 count source and autocontrol function of carrier wave output from port CARR by timer 1. Set the contents of this register through register A with the TV1A instruction.

Timer control register V2

Register V2 controls the timer 2 count source and the carrier wave generation function by timer. Set the contents of this register through register A with the TV2A instruction.

#### (2) Precautions

Note the following for the use of timers.

- · Count source
  - Stop timer 1 or timer 2 counting to change its count source.
- Reading the count value
  - Stop timer 1 or 2 counting and then execute the data read instruction (TAB1, TAB2) to read its data.
- Watchdog timer
  - Be sure that the timing to execute the WRST instruction in order to operate WDT efficiently.
- · Writing to reload register R1
  - When writing data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.
- Timer 1 count operation
  - When the bit 5 of the watchdog timer (WDT) is selected as the timer 1 count source, the error of maximum  $\pm$  256  $\mu$ s (at the minimum instruction execution time : 8  $\mu$ s) is generated from timer 1 start until timer 1 underflow. When programming, be careful about this error.
- · Stop of timer 2
  - Avoid a timing when timer 2 underflows to stop timer 2.
- Writing to reload register R2H
  - When writing data to reload register R2H while timer 2 is operating, avoid a timing when timer underflows.

- Timer 2 carrier wave output function
   When to expand "H" interval of carrier wave is valid, set "1" or more to reload register R2H.
- Timer 1 and timer 2 carrier wave output function
  Count starts from the rising edge ② in Fig. 14 after the first
  falling edge of the count source, after timer 1 and timer 2
  operations start ① in Fig. 14.

Time to first underflow ③ in Fig. 14 is different from time among next underflow ④ in Fig. 14 by the timing to start the timer and count source operations after count starts.




Fig. 14 Count start time and count time when operation starts (T1, T2)

#### (3) Timer 1

Timer 1 is an 8-bit binary down counter with the timer 1 reload register (R1).

When timer is stopped, data can be set simultaneously in timer 1 and the reload register (R1) with the T1AB instruction.

When timer is operating, data can be set to only reload register R1 with the T1AB instruction.

When setting the next count data to reload register R1 at operating, set data before timer 1 underflows.

Timer 1 starts counting after the following process;

- ① set data in timer 1,
- $\ensuremath{@}$  select the count source with the bit 1 of register V1, and
- 3 set the bit 0 of register V1 to "1."

Once count is started, when timer 1 underflows (the next count pulse is input after the contents of timer 1 becomes "0"), the timer 1 underflow flag (T1F) is set to "1," new data is loaded from reload register R1, and count continues (auto-reload function).

When a value set in reload register R1 is n, timer 1 divides the count source signal by n + 1 (n = 0 to 255).

When the bit 2 of register V1 is set to "1," the carrier wave output enable/disable interval of port CARR is alternately generated each timer 1 underflows (Figure 15).

Data can be read from timer 1 to registers A and B. When reading the data, stop the counter and then execute the TAB1 instruction.

#### (4) Timer 2

Timer 2 is an 8-bit binary down counter with the timer 2 reload registers (R2H and R2L).

Data can be set simultaneously in timer 2 and the reload register (R2L) with the T2AB instruction.

The contents of reload register (R2L) set with the T2AB instruction can be set again to timer 2 with the T2R2L instruction. Data can be set to reload register (R2H) with the T2HAB instruction.

Timer 2 starts counting after the following process;

- ① set data in timer 2,
- 2 select the count source with the bit 1 of register V2, and
- ® select the valid/invalid of the carrier wave generation function by bit 2 of register V1 (when this function is valid, select the valid/invalid of the carrier wave "H" interval expansion by bit 3), and
- set the bit 0 of register V1 to "1."

When the carrier wave generation function is invalid (V22="0"), the following operation is performed;

Once count is started, when timer 2 underflows (the next count pulse is input after the contents of timer 2 becomes "0"), the timer 2 underflow flag (T2F) is set to "1," new data is loaded from reload register R2L, and count continues (auto-reload function).

When a value set in reload register R2L is n, timer 2 divides the count source signal by n + 1 (n = 0 to 255).

When the carrier wave generation function is valid (V22="1"), the carrier wave which has the "L" interval set to the reload register R2L and "H" interval set to the reload register R2H can be output (Figure 16).

After the count of the "L" interval of carrier wave is started, timer 2 underflows and the timer 2 underflow flag (T2F) is set

to "1". Then, the "H" interval data of carrier wave is reloaded from the reload register R2H, and count continues.

When timer underflows again after auto-reload, the T2F flag is set to "1". And then, the "L" interval data of carrier wave is reloaded from the reload register R2L, and count continues. After that, each timer underflows, data is reloaded from reload register R2H and R2L alternately.

When a value set in reload register R2H is n, "H" interval of carrier wave is as follows;

- When to expand "H" interval is invalid (V23 = "0"),
   Count source X (n+1), n = 0 to 255
- When to expand "H" interval is valid (V23 = "1"), Count source X (n+1.5), n = 1 to 255

When a value set in reload register R2L is m, "L" interval of carrier wave is as follows:

Count source X (m+1), m = 0 to 255

Data can be read from timer 2 to registers A and B. When reading the data, stop the counter and then execute the TAB2 instruction.

#### (5) Timer underflow flags (T1F, T2F)

Timer 1 underflow flag or timer 2 underflow flag is set to "1" when the timer 1 or timer 2 underflows. The state of flags T1F and T2F can be examined with the skip instruction (SNZT1, SNZT2).

Flags T1F and T2F are cleared to "0" when the next instruction is skipped with a skip instruction.






Fig. 15 Port CARR output control by timer 1






Fig. 16 Carrier wave generation example by timer 2

- In this case, the following is set;
  - To expand "H" interval of carrier wave is invalid (V23 = "0"),
  - Timer 2 carrier wave generation function is valid (V22="1"),
  - Count source XIN/2 selected (V21="1"),
  - "L" interval (0316) of carrier wave is set to reload register R2L
  - "H" interval (0216) of carrier wave is set to reload register R2H





Notes 1: When the carrier wave generation function is vaild (V22="1"), avoid a timing when timer 2 underflows to stop timer 2. When the timer 2 count stop occurs at the same timing with the timer 2 underflows, hazard may occur in the carrier wave output waveform.

2: When the timer 2 is stopped during "H" output of carrier wave while the carrier wave generation function is valid, it is stopped after the "H" interval set by reload register R2H is output.

Fig. 17 Timer 2 count start/stop timing

#### **WATCHDOG TIMER**

Watchdog timer provides a method to reset and restart the system when a program runs wild. Watchdog timer consists of 14-bit timer (WDT) and watchdog timer flags (WDF1, WDF2).

Watchdog timer downcounts the instruction clock (INSTCK) as the count source immediately after system is released from reset. When the timer WDT count value becomes 000016 and underflow occurs, the WDF1 flag is set to "1." Then, when the WRST instruction is not executed before the timer WDT counts 16383, WDF2 flag is set to "1" and internal reset signal is generated and system reset is performed.

Execute the WRST instruction at period of 16383 machine cycle or less to keep the microcomputer operation normal.

Timer WDT is also used for generation of oscillation stabilization time. When system is returned from reset and from RAM back-up mode by key-input, software starts after the stabilization oscillation time until timer WDT downcounts to 3E0016 elapses.

Watchdog timer

Be sure that the timing to execute the WRST instruction in order to operate WDT efficiently.




Fig. 18 Watchdog timer function

#### LOGIC OPERATION FUNCTION

The 4283 Group has the 4-bit logic operation function. The logic operation between the contents of register A and the low-order 4 bits of register E is performed and its result is stored in register A.

Each logic operation can be selected by setting logic operation selection register LO.

Set the contents of this register through register A with the TLOA instruction. The logic operation selected by register LO is executed with the LGOP instruction.

Table 5 shows the logic operation selection register LO.

Table 5 Logic operation selection register LO

		and a Lagic operation concentration Lagical Lagical Lagical Lagical Lagical Lagical Concentration Co									
	Logic operation selection register LO		at reset : 002			at RAM back-up : 002	W				
Г			LO <sub>1</sub>	O <sub>1</sub> LO <sub>0</sub> Logic operation function							
1	LO <sub>1</sub>		0	0	Exclusive logic OR operation (XOR)						
$\vdash$		Logic operation selection bits		1	OR operation (OR)						
	LO <sub>0</sub>		1	0	AND operation (AND)						
1			1	1	Not available						

Note: "W" represents write enabled.



#### **RESET FUNCTION**

The 4283 Group has the power-on reset circuit, though it does not have  $\overline{\text{RESET}}$  pin. System reset is performed automatically at power-on, and software starts program from address 0 in page 0.

In order to make the built-in power-on reset circuit operate efficiently, set the voltage rising time until VDD=0 to 2.2 V is obtained at power-on 1ms or less.

#### Note on Power-on reset

Under the following condition, the system reset occurs by the built-in the power-on reset circuit of this product;

- when the supply voltage (VDD) rises from 0 V to 2.2 V, within 1 ms.
  - Also, note that system reset does not occur under the following conditions;
- when the supply voltage (VDD) rises from the voltage higher than 0V, or
- when it takes more than 1 ms for the supply voltage (VDD) to rise from 0 V to 2.2 V.




Fig. 19 Reset release timing




Fig. 20 Structure of reset pin and its peripherals, and power-on reset operation

#### (1) Internal state at reset

Table 6 shows port state at reset, and Figure 21 shows internal state at reset (they are retained after system is released from reset).

The contents of timers, registers, flags and RAM except shown in Figure 21 are undefined, so set the initial value to them.

#### Table 6 Port state at reset

Name	State at reset					
D0-D3	High impedance state					
D4-D7	High impedance state (Pull-down transistor OFF)					
Go-G3	High impedance state (Pull-down transistor OFF)					
E0, E1	High impedance state (Pull-down transistor OFF)					
CARR	"L" output					

Note: The contents of all output latch is initialized to "0."

Program counter (PC)	0 0 0 0 0 0
Address 0 in page 0 is set to program counter.	
Power down flag (P)	
• Timer 1 underflow flag (T1F)	
• Timer 2 underflow flag (T2F)0	
• Timer control register V10 0 0	
Timer control register V2	
Port CARR output flag (CAR)	
Pull-down control register PU0	
Pull-down control register PU1	
Logic operation selection register LO	
Most significant ROM code reference enable flag (URS)	
Carry flag (CY)	
• Register A	
• Register B	
• Register XX X	
Register YX X X X	
Stack pointer (SP)	"X" represents undefined.

Fig. 21 Internal state at reset

#### **VOLTAGE DROP DETECTION CIRCUIT**

The built-in voltage drop detection circuit is designed to detect a drop in voltage at operating and to reset the microcomputer if the supply voltage drops below the specified value (Typ. 1.50 V) or less.

The voltage drop detection circuit is stopped and power dissipation is reduced in the RAM back-up mode with the initialized CPU stopped.

#### Note on voltage drop detection circuit

The voltage drop detection circuit detection voltage of this product is set up lower than the minimum value of the supply voltage of the recommended operating conditions.

A battery exchange of an application product is explained as an example.

The supply voltage falls below to the recommended operating voltage while CPU keeps active. Then, an unexpected oscillation-stop, which does not happen by POF instruction occurs before the supply voltage falls below to the detection voltage. In this time, even if the supply voltage re-goes up to the recommended operating voltage, since reset does not occur, MCU may not operate correctly.

Please confirm the oscillator you use and the frequency of system clock, and test the operation of your system sufficiently.




Fig. 23 VDD and VDET




Fig. 22 Voltage drop detection circuit operation waveform



#### **RAM BACK-UP MODE**

The 4283 Group has the RAM back-up mode.

When the POF instruction is executed, system enters the RAM back-up state.

As oscillation stops retaining RAM, the functions and states of reset circuit at RAM back-up mode, power dissipation can be reduced without losing the contents of RAM. Table 7 shows the function and states retained at RAM back-up. Figure 24 shows the state transition.

#### (1) Warm start condition

When the external wakeup signal is input after the system enters the RAM back-up state by executing the POF instruction, the CPU starts executing the software from address 0 in page 0. In this case, the P flag is "1."

#### (2) Cold start condition

The CPU starts executing the software from address 0 in page 0 when any of the following conditions is satisfied .

- reset by power-on reset circuit is performed
- reset by watchdog timer is performed
- reset by voltage drop detection circuit is performed In this case, the P flag is "0."

#### (3) Identification of the start condition

Warm start (return from the RAM back-up state) or cold start (return from the normal reset state) can be identified by examining the state of the power down flag (P) with the SNZP instruction.

Table 7 Functions and states retained at RAM back-up

Function	RAM back-up
Program counter (PC), registers A, B,	×
carry flag (CY), stack pointer (SP) (Note 2)	^
Contents of RAM	0
Port CARR	×
Ports D <sub>0</sub> –D <sub>7</sub>	0
Ports E <sub>0</sub> , E <sub>1</sub>	0
Port G	0
Timer control registers V1, V2	×
Pull-down control registers PU0, PU1	0
Logic operation selection register LO	×
Timer 1 function, Timer 2 function	×
Timer underflow flags (T1F, T2F)	×
Watchdog timer (WDT)	×
Watchdog timer flags (WDF1, WDF2)	×
Most significant ROM code reference enable	×
flag (URS)	

Notes 1: "O" represents that the function can be retained, and "X" represents that the function is initialized.

Registers and flags other than the above are undefined at RAM back-up, and set an initial value after returning.

2:The stack pointer (SP) points the level of the stack register and is initialized to "112" at RAM back-up.




Fig. 24 State transition




Fig. 25 Set source and clear source of the P flag




Fig. 26 Start condition identified example using the SNZP instruction



#### (4) Return signal

An external wakeup signal is used to return from the RAM back-up mode. Table 8 shows the return condition for each return source.

#### Table 8 Return source and return condition

Return source	Return condition	Remarks
Ports D4-D7	Return by an external "H" level	Only key-on wakeup function of the port whose pull-down transistor is
	input.	turned ON by register PU1 is valid.
Ports E <sub>0</sub> , E <sub>1</sub> , G	Return by an external "H" level	Only key-on wakeup function of the port whose pull-down transistor is
	input.	turned ON by register PU0 is valid.
Port E <sub>2</sub>	Return by an external "H" level	Key-on wakeup function is always valid.
	input.	

#### (5) Pull-down control register

Registers PU0 and PU1 are 4-bit registers and control the ON/OFF of pull-down transistor and key-on wakeup function for ports  $E_0$ ,  $E_1$ , G and ports  $D_4$ – $D_7$ .

Set the contents of register PU0 or PU1 through register A with the TPU0A or TPU1A instruction, respectively.

#### Table 9 Pull-down control registers

	Pull-down control register PU0		reset: 00002	at RAM back-up : state retained	W
PU0 <sub>3</sub>	Ports G <sub>2</sub> , G <sub>3</sub> pull-down transistor control	0	Pull-down transisto	r OFF, key-on wakeup invalid	
P 003	bit	1 Pull-down transistor		r ON, key-on wakeup valid	
PU0 <sub>2</sub>	Ports G <sub>0</sub> , G <sub>1</sub> pull-down transistor control	Pull-down transistor OFF, key-on wakeup invalid			
PU02	bit	1	Pull-down transisto	r ON, key-on wakeup valid	
PU0 <sub>1</sub>	Port Ex null down transistor control hit	0	Pull-down transistor OFF, key-on wakeup invalid		
1001	Port E <sub>1</sub> pull-down transistor control bit	1	Pull-down transistor ON, key-on wakeup valid		
PU00 Port E0 pull-down transistor control I		0 Pull-down transistor OFF, key-on wakeup inva		r OFF, key-on wakeup invalid	
F 000	Port E <sub>0</sub> pull-down transistor control bit	1	Pull-down transistor ON, key-on wakeup valid		

	Pull-down control register PU1	at reset : 00002		at RAM back-up : state retained	W		
DUIA	Dort De well down transister control hit	0	Pull-down transisto	or OFF, key-on wakeup invalid			
PU13	PU13 Port D7 pull-down transistor control bit		Pull-down transistor ON, key-on wakeup valid				
PU12	DI Ida - Dort Da mull down troncistor control hit		Pull-down transistor OFF, key-on wakeup invalid				
PU12	Port D <sub>6</sub> pull-down transistor control bit	1	Pull-down transistor ON, key-on wakeup valid				
DUI14	Port De pull down transister central hit	0	Pull-down transistor OFF, key-on wakeup invalid				
PUII	PU11 Port D <sub>5</sub> pull-down transistor control bit		Pull-down transistor ON, key-on wakeup valid				
PU10	Port D4 pull down transistor central bit	0	Pull-down transistor OFF, key-on wakeup invalid				
-010	Port D4 pull-down transistor control bit	1	Pull-down transisto	r ON, key-on wakeup valid			

Note: "W" represents write enabled.



#### **CLOCK CONTROL**

The clock control circuit consists of the following circuits.

- · System clock generating circuit
- · Control circuit to stop the clock oscillation
- Control circuit to return from the RAM back-up state




Fig. 27 Clock control circuit structure

System clock signal f(XIN) is obtained by externally connecting a ceramic resonator. Connect this external circuit to pins XIN and XOUT at the shortest distance as shown Figure 28.

A feedback resistor is built-in between XIN pin and XOUT pin.




Fig. 28 Ceramic resonator external circuit

#### LIST OF PRECAUTIONS

#### Noise and latch-up prevention

Connect a capacitor on the following condition to prevent noise and latch-up;

- connect a bypass capacitor (approx. 0.01 μF) between pins Vpb and Vss at the shortest distance,
- · equalize its wiring in width and length, and
- · use the thickest wire.
- Port E2 is also uesd as VPP pin. Connect this pin to Vss through the resistor about 5kΩ which is assigned to E2/VPP pin as close as possible at the shortest distance.

#### ② Register initial values 1

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register D (3 bits)
- Register E (8 bits)

#### 3 Register initial values 2

The initial value of the following registers are undefined at RAM backup. After system is returned from RAM back-up, set initial values.

- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

#### 4 Stack registers (SKs)

Stack registers (SK $_{\rm s}$ ) are four identical registers, so that subroutines can be nested up to 4 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together.

#### ⑤ Notes on unused pins

Pin	Connection	Llagge condition
PIII	Connection	Usage condition
D <sub>0</sub> –D <sub>3</sub>	Open.	
	Connect to VDD.	
D <sub>4</sub> –D <sub>7</sub>	Open (Set the output latch to "1").	Pull-down transistor OFF.
	Open (Set the output latch to "0").	
	Connect to VDD.	Pull-down transistor OFF.
E0, E1	Open (Set the output latch to "1").	Pull-down transistor OFF.
	Open (Set the output latch to "0").	
	Connect to VDD.	Pull-down transistor OFF.
E <sub>2</sub>	Open.	
	Connect to Vss.	
G <sub>0</sub> –G <sub>3</sub>	Open (Set the output latch to "1").	Pull-down transistor OFF.
	Open (Set the output latch to "0").	
	Connect to VDD.	Pull-down transistor OFF.
CARR	Open.	

(Note when connecting to Vss and VDD)

 Connect the unused pins to Vss and VDD at the shortest distance and use the thick wire against noise.

#### 6 Timer

- Count source
  - Stop timer 1 or timer 2 counting to change its count source.
- Reading the count value
  - Stop timer 1 or 2 counting and then execute the data read instruction (TAB1, TAB2) to read its data.
- Watchdog timer
  - Be sure that the timing to execute the WRST instruction in order to operate WDT efficiently.
- · Writing to reload register R1
  - When writing data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.
- · Timer 1 count operation
  - When the bit 5 of the watchdog timer (WDT) is selected as the timer 1 count source, the error of maximum  $\pm$  256  $\mu$ s (at the minimum instruction execution time : 8  $\mu$ s) is generated from timer 1 start until timer 1 underflow. When programming, be careful about this error.
- Stop of timer 2
  - Avoid a timing when timer 2 underflows to stop timer 2.
- Writing to reload register R2H
   When writing data to reload register R2H while timer 2 is operating, avoid a timing when timer underflows.
- Timer 2 carrier wave output function
   When to expand "H" interval of carrier wave is valid, set "1"
   or more to reload register R2H.
- Timer 1 and timer 2 carrier wave output function
  Count starts from the rising edge ② in Fig. 29 after the first
  falling edge of the count source, after timer 1 and timer 2
  operations start ① in Fig. 29.

Time to first underflow  $\$  in Fig. 29 is different from time among next underflow  $\$  in Fig. 29 by the timing to start the timer and count source operations after count starts.




Fig. 29 Count start time and count time when operation starts (T1, T2)

#### Program counter

Make sure that the program counter does not specify after the last page of the built-in ROM.



#### ® Power-on reset

Under the following condition, the system reset occurs by the built-in the power-on reset circuit of this product;

- when the supply voltage (VDD) rises from 0 V to 2.2 V, within 1 ms.
  - Also, note that system reset does not occur under the following conditions;
- when the supply voltage (VDD) rises from the voltage higher than 0V. or
- when it takes more than 1 ms for the supply voltage (VDD) to rise from 0 V to 2.2 V.

#### Voltage drop detection circuit

The voltage drop detection circuit detection voltage of this product is set up lower than the minimum value of the supply voltage of the recommended operating conditions.

A battery exchange of an application product is explained as an example.

The supply voltage falls below to the recommended operating voltage while CPU keeps active. Then, an unexpected oscillation-stop, which does not happen by POF instruction occurs before the supply voltage falls below to the detection voltage. In this time, even if the supply voltage re-goes up to the recommended operating voltage, since reset does not occur, MCU may not operate correctly.

Please confirm the oscillator you use and the frequency of system clock, and test the operation of your system sufficiently.




Fig. 30 VDD and VDET

#### Note on Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.

In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.

#### 10 Note on product shipped in blank

As for the product shipped in blank, Renesas does not perform the writing test to user ROM area after the assembly process though the QzROM writing test is performed enough before the assembly process. Therefore, a writing error of approx. 0.1 % may occur.

Moreover, please note the contact of cables and foreign bodies on a socket, etc. because a writing environment may cause some writing errors.

#### @QzROM

- (1) Be careful not to apply overvoltage to MCU. The contents of QzROM may be overwritten because of overvoltage. Take care especially at turning on the power.
- (2) As for the product shipped in blank, Renesas does not perform the writing test to user ROM area after the assembly process though the QzROM writing test is performed enough before the assembly process. Therefore, a writing error of approx.0.1 % may occur. Moreover, please note the contact of cables and foreign bodies on a socket, etc. because a writing environment may cause some writing errors.

#### ® Notes On ROM Code Protect

(QzROM product shipped after writing)

As for the QzROM product shipped after writing, the ROM code protect is specified according to the ROM option setup data in the mask file which is submitted at ordering.

The ROM option setup data in the mask file is "0016" for protect enabled or "FF16" for protect disabled.

Note that the mask file which has nothing at the ROM option data or has the data other than "0016" and "FF16" can not be accepted.



#### **INSTRUCTIONS**

The 4283 Group has the 68 instructions. Each instruction is described as follows;

- (1) List of instruction function
- (2) Machine instructions (index by alphabet)
- (3) Machine instructions (index by function)
- (4) Instruction code table

#### **SYMBOL**

The symbols shown below are used in the following list of instruction function and the machine instructions.

Symbol	Contents	Symbol	Contents
Α	Register A (4 bits)	D	Port D (8 bits)
В	Register B (4 bits)	E	Port E (3 bits)
DR	Register D (3 bits)	G	Port G (4 bits)
ER	Register E (8 bits)	CARR	Port CARR (1 bit)
V1	Timer control register V1 (3 bits)	CAR	CAR flag (1 bit)
V2	Timer control register V2 (4 bits)		
PU0	Pull-down control register PU0 (4 bits)	х	Hexadecimal variable
PU1	Pull-down control register PU1 (4 bits)	у	Hexadecimal variable
LO	Logic operation selection register LO (2 bits)	р	Hexadecimal variable
		n	Hexadecimal constant which represents the
x	Register X (2 bits)		immediate value
Υ	Register Y (4 bits)	j	Hexadecimal constant which represents the
DP	Data pointer (6 bits)		immediate value
	(It consists of registers X and Y)	A3A2A1A0	Binary notation of hexadecimal variable A
PC	Program counter (11 bits)		(same for others)
РСн	High-order 4 bits of program counter		
PC∟	Low-order 7 bits of program counter	$\leftarrow$	Direction of data movement
SK	Stack register (11 bits X 4)	$\leftrightarrow$	Data exchange between a register and memory
SP	Stack pointer (2 bits)	?	Decision of state shown before "?"
CY	Carry flag	( )	Contents of registers and memories
R1	Timer 1 reload register	_	Negate, Flag unchanged after executing
T1	Timer 1		instruction
T1F	Timer 1 underflow flag	M(DP)	RAM address pointed by the data pointer
R2H	Timer 2 reload register	а	Label indicating address a6 a5 a4 a3 a2 a1 a0
R2L	Timer 2 reload register	р, а	Label indicating address a6 a5 a4 a3 a2 a1 a0
T2	Timer 2		in page p <sub>3</sub> p <sub>2</sub> p <sub>1</sub> p <sub>0</sub>
T2F	Timer 2 underflow flag	С	Hex. number C + Hex. number x (also same for
WDT	Watchdog timer	+	others)
WDF1	Watchdog timer flag 1	х	
WDF2	Watchdog timer flag 2		
URS	Most significant ROM code reference enable flag		
Р	Power down flag		
STCK	System clock		
INSTCK	Instruction clock		

Note: The 4283 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes "1" if the TABP p, RT, or RTS instruction is skipped.



## LIST OF INSTRUCTION FUNCTION

Grouping	Mnemonic	Function	Page	Grouping	Mnemonic	Function	Page
	TAB	(A) ← (B)	40		LA n	(A) ← n	33
	TBA	(B) ← (A)	42			n = 0 to 15	
nsfer	TAY	$(A) \leftarrow (Y)$	42		TABP p	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$	41
ister tra	TYA	$(Y) \leftarrow (A)$	44			$(PCH) \leftarrow p p=0 \text{ to } 15$ $(PCL) \leftarrow (DR_2-DR_0, A_3-A_0)$ When URS=0	
Register to register transfer	TEAB	$(ER7-ER4) \leftarrow (B)$ $(ER3-ER0) \leftarrow (A)$	43			(B) $\leftarrow$ (ROM(PC))7 to 4 (A) $\leftarrow$ (ROM(PC))3 to 0 When URS=1	
Regis	TABE	$(B) \leftarrow (ER7-ER4)$ $(A) \leftarrow (ER3-ER0)$	41			$(CY) \leftarrow (ROM(PC))8$ $(B) \leftarrow (ROM(PC))7 \text{ to } 4$	
	TDA	$(DR_2-DR_0) \leftarrow (A_2-A_0)$	42			$(A) \leftarrow (ROM(PC))3 \text{ to } 0$ $(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	
	LXY x, y	$(X) \leftarrow x, x = 0 \text{ to } 3$	33				
sesses		$(Y) \leftarrow y, y = 0 \text{ to } 15$		ation	AM	$(A) \leftarrow (A) + (M(DP))$	29
RAM addresses	INY	(Y) ← (Y) + 1	33	Arithmetic operation	AMC	$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow Carry$	29
X	DEY	$(Y) \leftarrow (Y) - 1$	32	ithme	A n	$(A) \leftarrow (A) + n$	29
	TAM j	$(A) \leftarrow (M(DP))$ $(X) \leftarrow (X) EXOR(j)$	42	A		n = 0 to 15	27
		j = 0 to 3			SC	(CY) ← 1	37
	XAM j	$(A) \longleftrightarrow (M(DP))$ $(X) \leftarrow (X) EXOR(j)$	45		RC	(CY) ← 0	35
		j = 0 to 3			SZC	(CY) = 0 ?	39
<u></u>	XAMD j	$(A) \longleftrightarrow (M(DP))$ $(X) \leftarrow (X) EXOR(j)$	45		СМА	$(A) \leftarrow (\overline{A})$	32
transfe		j = 0  to  3 $(Y) \leftarrow (Y) - 1$			RAR	$\rightarrow$ CY $\rightarrow$ A3A2A1A0 $\rightarrow$	35
RAM to register transfer	XAMI j	$(A) \longleftrightarrow (M(DP))$ $(X) \longleftrightarrow (X) \to (X) \to (X)$ j = 0  to  3	45		LGOP	Logic operation instruction XOR, OR, AND	33
RA		$(Y) \leftarrow (Y) + 1$			SB j	(Mj(DP)) ← 1 j = 0 to 3	36
				Bit operation	RB j	$(Mj(DP)) \leftarrow 0$ j = 0  to  3	35
				Bit op	SZB j	(Mj(DP)) = 0 ? j = 0 to 3	39

Grouping	Mnemonic	Function	Page	Groupina	Mnemonic	Function	Page
	SEAM	(A) = (M(DP))?	38	G. Gap9	TV1A	$(V12-V10) \leftarrow (A2-A0)$	44
Comparison operation	SEA n	(A) = n? n = 0 to 15	37		TAB1	(B) $\leftarrow$ (T17–T14) (A) $\leftarrow$ (T13–T10)	41
	Ва	(PCL) ← a6-a0	29		T1AB	at timer 1 stop (V10=0):	39
Branch operation	BL p, a	(PCH) ← p (PCL) ← a6-a0	30			$(R17-R14) \leftarrow (B)$ $(T17-T14) \leftarrow (B)$ $(R13-R10) \leftarrow (A)$ $(T13-T10) \leftarrow (A)$	
anch o	ВА а	(PCL) ← (a6–a4, A3–A0)	30			at timer 1 operating (V1 <sub>0</sub> =1): $(R17-R14) \leftarrow (B)$	
B	BLA p, a	(РСн) ← р (РСL) ← (а6–а4, А3–А0)	30			(R13–R10) ← (A)	
	ВМа	(SP) ← (SP) + 1 (SK(SP)) ← (PC)	30		SNZT1	(T1F) = 1 ? $(T1F) \leftarrow 0$	38
		$(PCH) \leftarrow 2$ $(PCL) \leftarrow a6-a0$			TV2A	(V23−V20) ← (A3−A0)	44
oeration	BML p, a	(SP) ← (SP) + 1 (SK(SP)) ← (PC)	31		TAB2	(B) ← (T27–T24) (A) ← (T23–T20)	41
Subroutine operation	BMI A n	$(PCH) \leftarrow p p = 0 \text{ to } 15$ $(PCL) \leftarrow a6-a0$ $(SP) \leftarrow (SP) + 1$	31	Timer operation	T2AB	$(R2L_7-R2L_4) \leftarrow (B)$ $(T2_7-T2_4) \leftarrow (B)$ $(R2L_3-R2L_0) \leftarrow (A)$ $(T2_3-T2_0) \leftarrow (A)$	40
	a	$(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p p = 0 \text{ to } 15$ $(PCL) \leftarrow (a6-a4, A3-A0)$		Time	Т2НАВ	$(R2H_7-R2H_4) \leftarrow (B)$ $(R2H_3-R2H_0) \leftarrow (A)$	40
operation	RT	$ (PC) \leftarrow (SK(SP)) $ $ (SP) \leftarrow (SP) - 1 $	36		T2R2L	$(T27-T24) \leftarrow (R2L7-R2L4)$ $(T23-T20) \leftarrow (R2L3-R2L0)$	40
Return op	RTS	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	36		SNZT2	(T2F) = 1 ? $(T2F) \leftarrow 0$	38

# LIST OF INSTRUCTION FUNCTION (CONTINUED)

	1	RUCTION FUNCTION (CC	
Grouping	Mnemonic	Function	Page
	RD	$(D) \leftarrow 0$ $(D(Y)) \leftarrow 0$ $(Y) = 0 \text{ to } 7$	31 36
ıtion	SD	$(D(Y)) \leftarrow 1$ $(Y) = 0 \text{ to } 7$	37
Input/Output operation	SZD	(D(Y)) = 0? (Y) = 4  to  7	39
put/Ou	OEA	(E1, E0) ← (A1, A0)	34
	IAE	$(A_2-A_0) \leftarrow (E_2-E_0)$	32
	OGA	$(G) \leftarrow (A)$	34
	IAG	$(A) \leftarrow (G)$	32
ave	SCAR	(CAR) ← 1	37
Carrier wave control operation	RCAR	(CAR) ← 0	35
	NOP	(PC) ← (PC) + 1	34
	POF	RAM back-up	34
	SNZP	(P) = 1 ?	38
tion	ССК	STCK changes to f(XIN)	31
Other operation	TLOA	$(LO_1,LO_0) \leftarrow (A_1,A_0)$	43
Other	URSC	(URS) ← 1	44
	TPU0A	(PU03−PU0₀) ← (A3−A₀)	43
	TPU1A	(PU13−PU10) ← (A3−A0)	43
	WRST	(WDF1) ← 0	45

# MACHINE INSTRUCTIONS (INDEX BY ALPHABET)

<u> </u>	and accum	uiator)						I	I	1				
Instrunction code	D8	4 0 -		D <sub>0</sub>		•		Number of words	Number of cycles	Flag CY	Skip condition			
oouc	0 1 0	1 0 n	3   n2   n1	n0 <sub>2</sub>	0	Α	n 16	1	1	_	Overflow = 0			
Operation:	(A) ← (A) + r	า						Grouping:	Arithmetic	operation				
	n = 0 to 15								register A. The conte changed. Skips the	nts of carr	the immediate field y flag CY remains uction when there is t of operation.			
AM (Add a	ccumulator	and Mem	nory)											
Instrunction code	D8	0 0 1		D <sub>0</sub>	0	0	A 16	Number of words	Number of cycles	Flag CY	Skip condition			
				2		0	16	1	1	-	-			
Operation:	(A) ← (A) + (	(M(DP))						Grouping:	Arithmetic	operation				
											egister A. The conter ains unchanged.			
AMC (Add	accumulato	r, Memor	y and C	arry)										
Instrunction code	D8 0 0 0	0 0 1	0 1	D <sub>0</sub>	0	0	В 16	Number of words	Number of cycles	Flag CY	Skip condition			
				2			116	1	1	0/1	_			
Operation:	$(A) \leftarrow (A) + (A)$		CY)					Grouping: Arithmetic operation						
	(CY) ← Carr	у						Description		ster A. Sto	f M(DP) and carry flances the result in regions. Y.			
B a (Brancl	n to address	s a)												
Instrunction code	D8 1 1 a6	a5 a4 a	3 a2 a1	D <sub>0</sub>	1	8 +a	a l	Number of words	Number of cycles	Flag CY	Skip condition			
				2		та	16	1	1	_	_			
Operation:	(PCL) ← a6-	a0						Grouping:	Branch op					
						Description: Branch within a page : Branches to address a in the identical page.								

BA a (Bran	ch to address a + Accumulator)					
Instrunction	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 0 0 0 0 1 2	0 0 1 16	2	2	_	
	1 1 a6 a5 a4 a3 a2 a1 a0 <sub>2</sub>	1 8 a 16		_		
			Grouping:	Branch ope		
Operation:	(PCL) ← a6–a4, A3–A0		Description			: Branches to address determined by replac-
						its of the address a in
				the identication	al page wit	h register A.
RI n a /Rr	anch Long to address a in page p)					
Instrunction	D8 Do		Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 1 1 n3 n2 n1 n0	0 3 p	words	cycles	3 -	
		16	2	2	_	_
	1 1 a6 a5 a4 a3 a2 a1 a0 <sub>2</sub>	1 8 a <sub>16</sub>	Grouping:	Branch ope	eration	
Operation:	(PCH) ← (P)		Description			: Branches to address
	(PCL) ← a6–a0			a in page p		
			Note:	p is 0 to 15	5.	
BLA p, a (E	Branch Long to address a in page p)					
Instrunction	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
code	$\begin{bmatrix} 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \end{bmatrix}_2$	0 1 0 16	2	2	_	
	1 1 a6 a5 a4 p3 p2 p1 p0 2	1 8 p 16	_	_		
		+a   P   16	Grouping:	Branch ope		Donald and a delicate
Operation:	$(PCH) \leftarrow (P)$ $(PCL) \leftarrow (a6-a4, A3-A0)$		Description			: Branches to address determined by replac-
	(1 CL) ← (a0-a4, A3-A0)					its of the address a in
				page p with	-	٨.
			Note:	p is 0 to 15		
BM a (Bran	ch and Mark to address a in page 2)					
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition
code	1 0 a6 a5 a4 a3 a2 a1 a0 <sub>2</sub>	1 a a 16	words	cycles		
	2	10	1	1	_	_
Operation:	$(SK(SP)) \leftarrow (PC)$		Grouping:	Subroutine	call opera	ition
-	(SP) ← (SP) + 1		Description			in page 2 : Calls the
	(PCH) ← 2			subroutine	at address	s a in page 2.
	(PCL) ← a6–a0					



DMI //	Donald and Louis to all the second	- \				
	Branch and Mark Long to address a in page	p)	T		- ov	011
Instrunction code	D8 D0	p 16	Number of words	Number of cycles	Flag CY	Skip condition
		Р16 	2	2	-	-
	1 0 a6 a5 a4 a3 a2 a1 a0 <sub>2</sub>	a <sub>16</sub>	Grouping:	Subroutine	call opera	tion
Operation:	$(SK(SP)) \leftarrow (PC)$			: Call the su	broutine :	Calls the subroutine at
	(SP) ← (SP) + 1			address a	in page p.	
	$(PCH) \leftarrow p$		Note:	p is 0 to 15	5.	
	(PCL) ← a6–a0					
BMLA p, a	(Branch and Mark Long to address a in page					
Instrunction	D8 D0	1 /	Number of	Number of	Flag CY	Skip condition
code	0 0 1 0 1 0 0 0 0 2	0 16	words	cycles		
			2	2	_	_
	1 0 a6 a5 a4 p3 p2 p1 p0 2 1 a	p <sub>16</sub>	Grouping:	Subroutine	call opera	tion
Operation:	$(SK(SP)) \leftarrow (PC)$		Description			Calls the subroutine at
	(SP) ← (SP) + 1			`		A <sub>2</sub> A <sub>1</sub> A <sub>0</sub> ) determined
	$(PCH) \leftarrow p$			a in page p	_	order 4 bits of address
	(PCL) ← (a6–a4, A3–A0)		Note:	p is 0 to 15	_	itel A.
				p 10 0 10 11		
	ge system Clock to f(XIN))			T	I	
Instrunction	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 1 0 1 1 0 0 1	9 16	1	1	_	-
Operation:	Change to STCK = f(XIN)		Grouping:	Other oper	ation	
						k (STCK) from f(XIN)/8
				to f(XIN). E	xecute this	instruction at address
				0 in page (	).	
CLD (CLea	r port D)					
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 0 0 1 2	1 16	words	cycles		
			1	1	_	_
Operation:	(D) ← 1		Grouping:	Input/Outp	ut operatio	n
			Description	: Clears (0)	to port D (l	nigh-impedance state).



CMA (CoM	nlomon	+ of /		ulota	- rl									
Instrunction		L OI F	1CCum	uiai	JI)	Do					Number of	Number of	Flag CY	Clrin condition
code	D8	0	0 1	1	1 (	D <sub>0</sub>		0	1 C ,		words	cycles	Flag C1	Skip condition
	0 0	101	0   1	1 '	1   (	,   0	2		1	16	1	1	_	-
Operation:	(A) ← (	A)									Grouping:	Arithmetic	operation	
<b>-</b>	(,,, , (	,											-	mplement for registe
												A's conten	ts in registe	er A.
DEY (DEcr	ement i	regis	ter Y)											
Instrunction	D8 0		0 1	0	1 1	D0		0	1 7 1		Number of words	Number of cycles	Flag CY	Skip condition
	0 0	101	0 1	0	-	<u> </u>	2		1	16	1	1	-	(Y) = 15
Operation:	(Y) ← (	Y) – 1									Grouping:	RAM addr	esses	
•	. , .	,										: Subtracts	1 from the	contents of register \
											·	As a resu	It of subtra gister Y is	action, when the con
IAE (Input A	Accumu	ılatoı	from	port	E)									
Instrunction	D8					D <sub>0</sub>	l				Number of words	Number of cycles	Flag CY	Skip condition
code	0 0	1	0 1	0	1 1	0	2	0	5 6 1	16	1	1	_	_
Operation:	(A2-A0	) ← (E	======================================							(	Grouping:	Input/Outp	ut operatio	n
											Description	: Transfers A.	the conten	ts of port E to registe
IAG (Input		ulato	r from	port	G)									
Instrunction code	D8 0	0	1 0	1	0 (	D <sub>0</sub>	1	0	2 8 1		Number of words	Number of cycles	Flag CY	Skip condition
	0 0		1 0	'	0   0	,   0	2		2 0 1	16	1	1	_	-
Operation:	(A) ← (	G)									Grouping: Description	Input/Outp : Transfers A.		n ts of port G to registe



INY (INcrer	nent re	aiste	r Y)											
Instrunction	D8	gioto	,			D	0				Number of	Number of	Flag CY	Skip condition
code	0 0	0	0 1	0	0 /	1 1		0	1	3 46	words	cycles		, , , , , , ,
							2			16	1	1	_	(Y) = 0
Operation:	(Y) ← (	Y) + 1									Grouping:	RAM addre	esses	
•	( ) (	,										: Adds 1 to t	the content	ts of register Y. As a re-
														then the contents of e next instruction is
LA n (Load	n in Ac	cum	ulator	)										
Instrunction	D8		,	<u>,                                     </u>		D	0				Number of	Number of	Flag CY	Skip condition
code	0 1	0	1 1	n3	n2 r	n1 n	0 2	0	В	n <sub>16</sub>	words	cycles		-
											1	1	_	Continuous description
Operation:	(A) ← r	1									Grouping:	Arithmetic	operation	
·	n = 0 to	o 15									Description	register A. When the	LA instruc	the immediate field to stions are continuously d, only the first LA in-
														uted and other LA
														d continuously are
LGOP (Loc	Sic OPe	eratio	n betv	veer	acc	umu	lator a	and r	egist	er E)				
Instrunction	D8	1	0 0	0	0 (	D 1	7	0	4	1	Number of words	Number of cycles	Flag CY	Skip condition
		'	0 0			<u> </u>	2	0	7	16	1	1	_	-
Operation:	Logic o	perati	on XOR	≀, OR	, AND						Grouping:	Arithmetic	operation	
											Description		_	operation selected by
														ection register LO be-
														ts of register A and
												register E, A.	, and store	es the result in register
LXY x, y (L	oad reg	giste	r X and	dΥν	with x	and	d y)				1			
Instrunction	D8					D	0		С		Number of words	Number of cycles	Flag CY	Skip condition
code	0 1	1	X1 X0	y3	y2 y	/1 y	0 2	0	C +x	y16	1	1	_	Continuous description
Operation:	(X) ← x	x, x =	0 to 3								Grouping:	RAM addre	esses	
	(Y) ← y	/, y = (	0 to 15									: Loads the register X, field to reg tions are c only the fi	value x in and the value x in gister Y. Vontinuouslirst LXY in LXY in LXY instru	the immediate field to alue y in the immediate When the LXY instruc- y coded and executed, estruction is executed actions coded continu-



Peration)								
D8		D	00		Number of	Number of	Flag CY	Skip condition
0 0 0	0 0 0	0 0 0		0 0 0 4	words	cycles		
			2 L	16	1	1	_	-
$(PC) \leftarrow (PC)$	) + 1				Grouping:	Other oper	ation	
					Description	: No operati	on	
ut port E fro	om Accun	nulator)						
D8		С		0 8 4	Number of words	Number of cycles	Flag CY	Skip condition
			12 L		1	1	_	_
(E1, E0) ← (	A1, A0)				Grouping:	Input/Outp	ut operatio	 n
, , ,	,						-	
ut port G fr	om Accur	mulator)			-			
D8			00		Number of	Number of	Flag CY	Skip condition
0 1 0	0 0 0	0 0 0	) 2	0 8 0		1	_	_
(G) ← (A)					Grouping	Innut/Outn	ut operation	
(0) . (1.)								
						'		
r OFf1)								
er OFf1) D8		С	00		Number of	Number of	Flag CY	Skip condition
	0 0 1			0 0 D 11	words	cycles	Flag CY	Skip condition
D8	0 0 1			0 0 D 16	words		Flag CY	Skip condition
D8 0 0 0	1 1			0 0 D 16	words 1	cycles 1	_	· 
D8	1 1			0 0 D	words 1 Grouping:	cycles 1 Other oper	ation	· 
D8 0 0 0	1 1			0 0 D	words 1 Grouping:	cycles 1 Other oper	ation	-
D8 0 0 0	1 1			0 0 D 16	words 1 Grouping:	cycles 1 Other oper	ation	-
D8 0 0 0	1 1			0 0 D	words 1 Grouping:	cycles 1 Other oper	ation	-
D8 0 0 0	1 1			0 0 D 16	words 1 Grouping:	cycles 1 Other oper	ation	-
	$\begin{array}{c c} D_8 \\ \hline 0 & 0 & 0 \\ \hline \end{array}$ $\begin{array}{c c} (PC) \leftarrow (PC) \\ \hline D_8 \\ \hline 0 & 1 & 0 \\ \hline \end{array}$ $\begin{array}{c c} (E_1, E_0) \leftarrow (C_1, E_2) \\ \hline \end{array}$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	D8         D0         Number of words           0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0         0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	O   O   O   O   O   O   O   O   O   O	Ds



RAR (Rotat	e Accu	mula	tor Ri	aht)										
Instrunction	D8	Tidia	.01 1(1)	9111)		D <sub>0</sub>					Number of	Number of	Flag CY	Skip condition
code	0 0	0	0 1	1	1 (	) 1	2	0	1 [	D <sub>16</sub>	words	cycles		
							2				1	1	0/1	-
Operation:	$\rightarrow$		A3A2A1	A0							Grouping:	Arithmetic	operation	
											Description			ontents of register A in of carry flag CY to the
RB j (Rese	t Bit)													
Instrunction code	D8 0 0	1	0 0	1	1 j	D0 1 j0		0	4	C +j 16	Number of words	Number of cycles	Flag CY	Skip condition
		1.	<u> </u>	1 . 1	.   1	.   ]	2		.   +	<b>±</b> <u></u> 16	1	1	_	-
Operation:	(Mj(DP)	 ) ← 0									Grouping:	Bit operation	on	
	j = 0 to	3												ts of bit j (bit specified e immediate field) o
RC (Reset	Carry fla	ag)									1			
Instrunction code	D8				4 4	D <sub>0</sub>			0 0		Number of words	Number of cycles	Flag CY	Skip condition
code	0 0	0	0 0	0	1 1	0	2	0	0 6	16	1	1	0	-
Operation:	$(CY) \leftarrow$	0									Grouping:	Arithmetic		
												: Clears (0)	to ourly rid	y <b>0</b> 1.
RCAR (Res		(flag)	)								T	Ni is a second	FI 0)/	01.
Instrunction code	D8			0	1 1	D <sub>0</sub>			0 6		Number of words	Number of cycles	Flag CY	Skip condition
	0 1	0	0 0	0	1 1	0	2	0	8 6	16	1	1	_	_
Operation:	(CAR) ←	- 0									Grouping: Description	Carrier war : Clears (0)		operation RR output flag.



RD (Reset	port D specified by register Y)					
Instrunction	D8 Do		Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 0 1 0 0	0 1 4	words	cycles	liagor	Okip condition
		16	1	1	-	_
Operation:	$(D(Y)) \leftarrow 0$		Grouping:	Input/Outp	ut operatio	n
	However,					ort D specified by reg-
	(Y) = 0 to 7			ister Y (hig		
RT (ReTurr	from subroutine)					
Instrunction code	D8 D0 0 0 1 0 0 0 1 0 0	0 4 4	Number of words	Number of cycles	Flag CY	Skip condition
		16	1	2	_	_
Operation:	$(SP) \leftarrow (SP) - 1$		Grouping:	Return ope		
	$(PC) \leftarrow (SK(SP))$		Description	: Returns f		outine to the routine
	rn form subroutine and Skip)					
Instrunction code	D8 D0 0 0 1 0 1 0 1	0 4 5	Number of words	Number of cycles	Flag CY	Skip condition
		16	1	2	-	Skip at uncondition
Operation:	(SP) ← (SP) − 1		Grouping:	Return ope		
	$(PC) \leftarrow (SK(SP))$		Description		subroutine	outine to the routine and skips the next in-
SB j (Set B	it)					
Instrunction	D8 D0	0 5 C 16	Number of words	Number of cycles	Flag CY	Skip condition
		0   3   +j   16	1	1	-	_
Operation:	$(Mj(DP)) \leftarrow 0$	-	Grouping:	Bit operation	 on	
	j = 0 to 3		Description	: Sets (1) the	e contents	of bit j (bit specified by ediate field) of M(DP).
			L			

CC (Sat Ca	arm, floor)					
SC (Set Ca Instrunction code	D8 D0	0 0 7	Number of words	Number of cycles	Flag CY	Skip condition
		0 0 7 16	1	1	1	-
Operation:	(CY) ← 1		Grouping: Description	Arithmetic: Sets (1) to		CY.
SCAR (Set	CAR flag)					
Instrunction code	D8 D0 0 1 0 0 0 0 1 1 1 2	0 8 7 16	Number of words	Number of cycles	Flag CY	Skip condition
	2		1	1	_	-
Operation:	(CAR) ← 1		Grouping:	Carrier wa	ve control	operation
			Description	: Sels (1) to	port CAR	R output flag (CAR).
	rt D specified by register Y)					
Instrunction	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
code		0 1 5 16	1	1	_	_
Operation:	$(D(Y)) \leftarrow 1$		Grouping:	Input/Outp		
	(Y) = 0 to 7		Description	: Sets (1) to ter Y.	a bit of po	rt D specified by regis-
SEA n (Ski	p Equal, Accumulator with immediate	data n)				
Instrunction	D8 Do		Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 1 0 0 1 0 1 <sub>2</sub>	0 2 5 <sub>16</sub>	2	2	_	(A) = n, n = 0  to  15
	0 1 0 1 1 n3 n2 n1 n0 2	0 B n 16	Grouping:	Compariso		
Operation:	(A) = n? n = 0 to 15		Description		gister A is	uction when the con- equal to the value n in



SEAM (Skip			Λ	0110011	lotor	with N	10m	oru)							
Instrunction	D8	•	, AC	cumu	latoi	WILLI	Do					Number of	Number of	Flag CY	Skip condition
code	0	0	0	1 0	0	1 1	_	]	0	2	6	words	cycles	riag CT	Skip condition
		0		1   0	10		10	]2	0		16	1	1	-	(A) = (M(DP))
Operation:	(A)	= (M	I(DP)	) ?								Grouping:	Compariso	n operatio	n
												Description	: Skips the	next instr	uction when the con-
													tents of req M(DP).	gister A is e	qual to the contents of
SNZP (Skip	if N	lon	Zer	o con	ditior	of Po	wer	dow	n flag	ı)					
SNZP (Skip if Non Zero condition of Power down flag)           Instrunction         D8         D0           code         0         0         0         0         0         1         1         0         0         3										2	Number of words	Number of cycles	Flag CY	Skip condition	
		10		0   0	10			2		0 1	16	1	1	_	(P) = 1
Operation:	(P)	= 1 '	?									Grouping:	Other oper	ration	
												Description			tion when P flag is "1". remains unchanged.
SNZT1 (Sk Instrunction code	ip if D8		n Ze	0 0		on of T	Do		nderfl 0	ow f	lag) 2 16	Number of words	Number of cycles	Flag CY	Skip condition (T1F) = 1
Operation:	(T1	F) =	1?									Grouping:	Timer ope	ration	
		F) ←												-	skips the next instruc- is of T1F flag is "1."
SNZT2 (Sk	ip if	Nor	n Ze	ro co	nditic	n of T	ime	2 in	errup	t rec	quest	flag)			
Instrunction	D8	0	1	0 1	0	0 1	D0	1	0	5	2 16	Number of words	Number of cycles	Flag CY	Skip condition
		1 0		<u> </u>				2			16	1	1	_	(T2F) = 1
Operation:	(T2	2F) =	1?									Grouping:	Timer ope	ration	
Operation: $(T2F) = 1$ ? $(T2F) \leftarrow 0$										Description		-	skips the next instruc- is of T2F flag is "1."		



C7D : /Ckin	if Zor	D:4												
SZB j (Skip	D8	), BIL	)			D <sub>0</sub>					Number of	Number of	Flag CY	Skip condition
code		$\top$		Tall	0 .	$\overline{}$					words	cycles	Flag C1	Skip condition
	0 0	0	1 0	0	0 j1	j0	2	0	2 j	16	1	1	_	(Mj(DP)) = 0 j = 0 to 3
Operation:	(Mj(DF	)) = 0	?								Grouping:	Bit operation	on	
	j = 0 tc	3									Description	: Skips the	next instr	uction when the con-
														cified by the value j in of M(DP) is "0."
SZC (Skip i	f Zero,	Car	ry flag	)							1			
Instrunction	D8		1 0	1	1 1	D0		0	2 F		Number of words	Number of cycles	Flag CY	Skip condition
							2			16	1	1	-	(CY) = 0
Operation:	(CY) =	0 ?									Grouping:	Arithmetic	operation	
•	,										Description	: Skips the	next instr	uction when the con-
SZD (Skip i	f Zero	port	D enc	ocifie	d by r	agist	or V)							
		ροπ	D Spe	cine	а бу ге		er r)				Ni. wala a u a f	Number of	Floor CV	Oldin and disting
Instrunction code	D8 0	0	1 0	0	1 0	D <sub>0</sub>	2	0	2 4	16	Number of words	cycles	Flag CY	Skip condition $(D(Y)) = 0$
	0 0	0	1 0	1	0 1	1	2	0	2 E	16	2	2	_	(D(7)) = 0 (Y) = 4  to  7
Operation:	(D(Y))	= 0 ?									Grouping:	Input/Outp	ut operation	on
	(Y) = 4	to 7									Description	: Skips the r D specified		ction when a bit of port er Y is "0."
T1AB (Tran	nsfer da	ata to	timer	1 an	d reg	ister	R1 fr	om /	Accur	nula	tor and reg	ister B)		
Instrunction	D8	1	0 0	0	1 1	D0		0	4 7		Number of words	Number of cycles	Flag CY	Skip condition
				1-1			2			16	1	1	_	-
Operation:	at time	r 1 sto	op (V10=	=0)							Grouping:	Timer oper	ation	
			- (B), (R		10) ← (	A)					Description	: At timer 1	stop (V10	= 0), transfers the con-
			- (B), (T			١)							_	nd register B to timer 1
			erating	•	,							and reload	-	
$(R17-R14) \leftarrow (B), (R13-R10) \leftarrow (A)$												of register	(V10 = 1), transfers the A and register B to re-	



T2AR (Tran	nsfer data to timer 2 and register R2L from	om Accumul:	ator and re	nister R)		
Instrunction	D8 D0	om Accamaic	Number of	Number of	Flag CY	Skip condition
code		0 8 8 16	words	cycles	liagoi	Okip condition
0000		0 8 8 16	1	1	_	_
Operation:	(R2L7−R2L4) ← (B)		Grouping:	Timer oper	ation	
0,000.000	$(R2L3-R2L0) \leftarrow (A)$					ts of registers A and B
	(T27–T24) ← (B)					reload register R2L.
	(T23–T20) ← (A)					,
T2HAB (Tra	ansfer data to register R2H Accumulato	r from regist	er B)			
Instrunction	D8 D0	Number of words	Number of cycles	Flag CY	Skip condition	
		0 8 9 16	1	1	-	_
Operation:	(R2H7−R2H4) ← (B)		Grouping:	Timer oper	ation	
•	(R2H3−R2H0) ← (A)			: Transfers	the conte	nts of register A and
				register B t	to reload re	egister R2H.
T2R2L (Tra	unsfer data to timer 2 from register R2L)	)				
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition
code		0 5 3 16	words 1	cycles 1	_	
	(To To ) (Dol Dol )					
Operation:	$(T27-T24) \leftarrow (R2L7-R2L4)$ $(T23-T20) \leftarrow (R2L3-R2L0)$		Grouping:	Timer oper		
	$(123-120) \leftarrow (R2L3-R2L0)$		Description	R2L to time		nts of reload register
				KZL 10 tillik	∃I Z.	
TAR (Trans	fer data to Accumulator from register B	\				
Instrunction	D8 D0	7	Number of	Number of	Flag CY	Skip condition
code		0 1 E	words	cycles	riag CT	Skip condition
		16	1	1	-	-
Operation:	(A) ← (B)		Grouping:	Register to	register tr	ansfer
·				: Transfers	the content	ts of register B to reg-
				ister A.		
			1			

TAD4 /Tron	ofor data to Accumulator and register D from timer	4\			
	sfer data to Accumulator and register B from timer	<u>, '                                   </u>			
Instrunction code	D8 D0 0 0 1 0 1 0 1 1 1 1 2 0 5 7 16	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	_
Operation:	(B) ← (T17–T14)	Grouping:	Timer oper	ation	
•	$(A) \leftarrow (T13-T10)$	1	: Transfers	the conter	nts of timer 1 to regis-
			ters A and	B.	•
TAR2 (Tran	sfer data to Accumulator and register B from timer	2)			
Instrunction	D8 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 1 0 0 0 0 0 0 0 2 0 4 0 16	words	cycles	Flag C1	Skip condition
	10	1	1	_	_
Operation:	$(B) \leftarrow (T27\text{-}T24)$	Grouping:	Timer oper		
	$(A) \leftarrow (T23-T20)$	Description			nts of timer 2 to regis-
			ters A and	В.	
TABE (Tran	D8 D0 0 0 1 0 1 0 1 0 2 A 16	er E)  Number of words	Number of cycles	Flag CY	Skip condition
Operation:	(B) ← (ER7–ER4)	Grouping:	Register to		
	$(A) \leftarrow (ER3-ER0)$	Description	: Transfers t isters A and		ts of register E to reg-
			isters A and	д Б.	
TABP p (Tr	ansfer data to Accumulator and register B from Pro	gram memo	ory in page	p)	
Instrunction	D8 D0	gram memo	ory in page Number of cycles	p) Flag CY	Skip condition
		Number of	Number of	· ·	Skip condition
Instrunction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY  - 0/1	
Instrunction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words  1  Grouping: Description	Number of cycles  3  Arithmetic	Flag CY  - 0/1  operation	-
Instrunction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words  1  Grouping: Description Transfers bit	Number of cycles  3  Arithmetic : 5 7 to 4 to recommendations	Flag CY  - 0/1  operation  gister B ar	and bits 3 to 0 to register
Instrunction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words  1  Grouping: Description Transfers bit A when URS	Number of cycles  3  Arithmetic is 5 7 to 4 to reg flag is cleared	Flag CY  - 0/1  operation  gister B ar ed to "0." T	nd bits 3 to 0 to register
Instrunction code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words  1  Grouping: Description Transfers bit A when URS ROM pattern	Number of cycles  3  Arithmetic is 7 to 4 to reg flag is cleared in address (	Flag CY  - 0/1  operation  gister B ar ed to "0." T  DR2 DR1 II	nd bits 3 to 0 to register
Instrunction code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words  1  Grouping: Description Transfers bit A when URS ROM patterr fied by regis	Number of cycles  3  Arithmetic is 5 7 to 4 to reg flag is cleared in address (ters A and D i	Flag CY  - 0/1  operation  gister B ar ed to "0." T  DR2 DR1 I n page p.	nd bits 3 to 0 to register These bits 7 to 0 are the DR <sub>0</sub> A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub> ) speci-
Instrunction	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words  1  Grouping: Description Transfers bit A when URS ROM patterr fied by regis Transfers bit	Number of cycles  3  Arithmetic is 5 7 to 4 to register in address (ters A and D i 8 of ROM pat	Flag CY  O/1  operation  gister B ar ed to "0." T  DR2 DR1 I n page p. ttern is trar	

TAM j (Tran	D8			Г	<b>D</b> 0				Number of	Number of	Flag CY	Skip condition
code	0 0 1	1 0	0 1		_		6	4	words	cycles	l lag 01	OKIP CONDITION
oodo	0 0 1	1 0	0 1	j1 j	2	0	6	4 <b>-</b> j⊥ 16	1	1	_	-
Operation:	(A) ← (M(D	P))							Grouping:	RAM to reg	nister trans	fer
peration.	$(X) \leftarrow (X)EX$											contents of M(DP)
	j = 0  to  3	(Ol((j)							Description		_	
	j = 0 to 3									-		sive OR operation
											mediate fie	egister X and the valueld, and stores the re
TAY (Trans	fer data to	Accumi	ulator f	rom re	egister	Y)						
Instrunction	D8				00	,			Number of	Number of	Flag CY	Skip condition
code									words	cycles	J	
								16	1	1	_	_
Operation:	$(A) \leftarrow (Y)$								Grouping:	Register to	register tr	ansfer
									Description	: Transfers t	he content	s of register Y to regis
										ter A.		
TBA (Trans	ifer data to	registe	r B fro	m Acc	umula	tor)						
Instrunction	D8				00	,			Number of	Number of	Flag CY	Skip condition
code	0 0 0	0 0	1 1	1 (	0 0	0	0	E 16	words	cycles		
		1010		1 '   '	2			16	1	1	_	_
Operation:	(B) ← (A)								Grouping:	Register to	register tr	ansfer
									Description	: Transfers t ter B.	he content	s of register A to regis
		registe	r D fro			tor)			Number	Number	Flar OV	Chin and distant
Instrunction	D8				<b>D</b> 0				Number of words	Number of cycles	Flag CY	Skip condition
Instrunction		registe	r D fro			tor)	2	9 16		Number of cycles	Flag CY	Skip condition
Instrunction code	D8 0 0 0	1 0	1 0		00		2	9 16	words 1	cycles 1	_	<u> </u>
TDA (Trans Instrunction code Operation:	D8	1 0	1 0		00		2	9 16	words 1 Grouping:	cycles  1  Register to	register tr	<u> </u>



TEAB (Trai	nsfer da	ta to	regis	ter F	from	Accı	ımııl	ator	and	regist	er B)			
Instrunction	D8	ita to	regio	toi L	110111	D <sub>0</sub>	arriar	atoi	ana	regiot	Number of	Number of	Flag CY	Skip condition
code	0 0	0	0 1	1	0 1			0	1	A 16	words	cycles	i lag o i	Chap containen
	0 0	0	0   1	1''	0   1	0	2	0	'	16	1	1	-	-
Operation:	(ER7–E	R4) ←	- (B)								Grouping:	Register to	register tr	ansfer
	(ER3–E													nts of register A and
	`	,	` '								·	register B		
TLOA (Trai	nsfer da	ta to	regis	ter Lo	O fron	n Acc	cumi	ulato	r)					
Instrunction   D8											Number of words	Number of cycles	Flag CY	Skip condition
		'	0   1	1.1	0   0	0	2		J J	16	1	1	_	-
Operation:	(LO1, L0	 O0) ←	(A1, A	0)							Grouping:	Other oper	ation	
•	<b>Operation:</b> (LO1, LO0) ← (A1, A0)												he conten	s of register A to logic gister LO.
TPU0A (Tra	D8		o regi			D <sub>0</sub>	Accu	ımula		F	Number of words	Number of cycles	Flag CY	Skip condition
Code	0 1	0	0 0	1	1   1	1	2	0	8	<u>г</u> 16	1	1	_	-
Operation:	(PU03-	PU00)	← (A3	-Ao)							Grouping:	Other oper	ation	
											Description	: Transfers up control		ts of register A to pull- JO.
TPU1A (Tra	ansfer d	ata t	o regi	ster	PU1 f	rom /	Accu	ımula	ator)					
Instrunction code	D8	0	0 0	1	1 1	D0		0	8	E	Number of words	Number of cycles	Flag CY	Skip condition
							2			16	1	1	_	-
Operation:	(PU13-	PU10)	← (A3	-A0)							Grouping: Description	Other oper : Transfers up control	the conten	ts of register A to pull- J1.



TV1A (Tran	sfer da	ta to	regist	ter V	1 from	ı Acc	umu	lator	)					
Instrunction	D8					D <sub>0</sub>			,		Number of	Number of	Flag CY	Skip condition
code	0 0	1	0 1	0	1 1	1	2	0	5	B <sub>16</sub>	words	cycles		
							2			10	1	1	_	_
Operation:	(V12-V	10) ←	- (A2–A	0)							Grouping:	Timer ope	ration	
•											Description	: Transfers t	the content	s of register A to regis
												ter V1.		
TV2A (Tran	sfer da	ta to	regist	ter V	2 from	Acc	umu	lator	)					
Instrunction	D8					D0			,		Number of	Number of	Flag CY	Skip condition
code	e 0 0 1 0 1 1 0 1 0 <sub>2</sub> 0 5 A									A 16	words	cycles		·
					'						1	1	_	-
Operation:	(V23-V	20) ←	- (A3–A	0)							Grouping:	Timer oper	ration	
	peration: (V23 V20) (- (N3 N0)										Description	: Transfers t ter V2.	the content	s of register A to regis
TYA (Trans Instrunction code	fer data D8 0 0	to r	egiser	Y fro	om Ac	Do	ulato	or)	0	C <sub>16</sub>	Number of words	Number of cycles	Flag CY	Skip condition
On anation :	()() . (	۸ ۱									0	Desistant		
Operation:	$(Y) \leftarrow (X)$	4)									Grouping:	Register to		anster s of register A to regis
											Description	ter Y.	ine comeni	s of register A to regis
URSC (Sets	S Uppei	RO	M Cod	de re	ferenc	e er	nable	flag	)					
Instrunction code	D8		0 0		<u> </u>	D <sub>0</sub>					Number of words	Number of cycles	Flag CY	Skip condition
code	0 1	0	0 0	0	0 1	0	2	0	8	2 16	1	1	_	_
Operation: (URS) ← 1										Grouping: Description	Other oper Sets the mence enable	nost signific	cant ROM code refer S) to "1."	



WRST (Wa	tchdoa	time	r ReS	eT)											
Instrunction	D8			<u> </u>			D <sub>0</sub>					Number of	Number of	Flag CY	Skip condition
code	0 0	0	0 0	1	1	1	1 ,		0	0	F .	words	cycles		·
								2			16	1	1	_	_
Operation:	(WDF1	) ← 0										Grouping:	Other oper	ration	
•	`	,											•		log timer flag (WDF1).
XAM j (eXc	hange	Accı	ımulat	or a	nd M	lem	ory	data	a)						
Instrunction											Number of words	Number of cycles	Flag CY	Skip condition	
						<u>,                                    </u>		2			<u>,</u> 16	1	1	_	_
Operation:	(A) ←-	→ (M(I	 )P))									Grouping:	RAM to re	gister trans	sfer
	(X) ← (	(X)EX	OR(j)									Description	: After exch	nanging th	ne contents of M(DP)
	j = 0 to	3													register A, an exclusive
															formed between regis-
															in the immediate field,
													and stores	the result	in register X.
XAMD j (e)	(chang	<u> Λ ς</u>	cumul	ator	and	Ma			ta a	nd D	locro	ment registe	or V and sk	rin)	
Instrunction	D8		Julilui	alui	anu		D <sub>0</sub>	y ua	ia a	iiu L	COL	Number of	Number of	Flag CY	Skip condition
code	0 0	1	1 0	1	1		io		0	6	C +j16	words	cycles	i lag c l	Chap condition
		1.1		1.		,. <u> </u>	J <sup>0</sup> 2	2			±j∐16	1	1	_	(Y) = 15
Operation:	(A) ←–	 → (Μ(Γ	 )P))									Grouping:	RAM to reg	gister trans	sfer
•	(X) ← (											Description			ne contents of M(DP)
	j = 0 to	3													egister A, an exclusive formed between regis-
	(Y) ← (	Y) – 1											ter X and t	he value j	in the immediate field,
													and stores	the result	in register X. contents of register Y.
															action, when the con-
													tents of req	gister Y is	15, the next instruction
VARAL: /aV		Λ			I N	1				ما ام			is skipped.		
XAMI j (eX		ACCI	umula	ior s	aria iv			uata	a an	u in	remo				Ckin oandition
Instrunction code	D8	1	1 0	1	0		D <sub>0</sub>		0	6	8	Number of words	Number of cycles	Flag CY	Skip condition
oode	0 0	_   '	1 0		0	J1	j0 <sub>2</sub>	?	0	0	8 +j16	1	1	_	(Y) = 0
Operation:	(A) ←-	→ (M(Γ	)P))									Grouping:	RAM to reg	gister trans	sfer
•	(X) ← (											Description	: After exch	nanging th	ne contents of M(DP)
	j = 0 to	3													egister A, an exclusive formed between regis-
	(Y) ← (	Y) + 1													in the immediate field,
													and stores	the result	in register X.
															ts of register Y. As a re- hen the contents of
												1	Sun or ac	acincin. W	nen me comenis or
															e next instruction is



# **MACHINE INSTRUCTIONS (INDEX BY FUNCTION)**

\	IINE INST											_	,	<u>_</u>		
Paramete						Ir	nstru	ictio	n co	de				oer of rds	oer of	F
Type of instructions	Mnemonic	D8	D7	D <sub>6</sub>	D <sub>5</sub>	D4	Dз	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	1	ade otati	oimal on	Number of words	Number of cycles	Function
	TAB	0	0	0	0	1	1	1	1	0	0	1	Е	1	1	$(A) \leftarrow (B)$
sfer	ТВА	0	0	0	0	0	1	1	1	0	0	0	E	1	1	(B) ← (A)
r trans	TAY	0	0	0	0	1	1	1	1	1	0	1	F	1	1	$(A) \leftarrow (Y)$
Register to register transfer	TYA	0	0	0	0	0	1	1	0	0	0	0	С	1	1	$(Y) \leftarrow (A)$
ster to	TEAB	0	0	0	0	1	1	0	1	0	0	1	Α	1	1	$(ER_7 - ER_4) \leftarrow (B) \; (ER_3 - ER_0) \leftarrow (A)$
Regi	TABE	0	0	0	1	0	1	0	1	0	0	2	Α	1	1	$(B) \leftarrow (ER7-ER4) (A) \leftarrow (ER3-ER0)$
	TDA	0	0	0	1	0	1	0	0	1	0	2	9	1	1	$(DR_2-DR_0) \leftarrow (A_2-A_0)$
	LXY x, y	0	1	1	<b>X</b> 1	<b>X</b> 0	уз	<b>y</b> 2	<b>y</b> 1	<b>y</b> 0	0	C +x	-	1	1	$(X) \leftarrow x, x = 0 \text{ to } 3$ $(Y) \leftarrow y, y = 0 \text{ to } 15$
sesses																
RAM addresses	INY	0	0	0	0	1	0	0	1	1	0	1	3	1	1	$(Y) \leftarrow (Y) + 1$
<u>y</u>	DEY	0	0	0	0	1	0	1	1	1	0	1	7	1	1	$(Y) \leftarrow (Y) - 1$
	TAM j	0	0	1	1	0	0	1	j <sub>1</sub>	jo	0	6	4	1	1	$(A) \leftarrow (M(DP))$
													+j			$(X) \leftarrow (X) \text{ EXOR(j)}$ $j = 0 \text{ to } 3$
ier	XAM j	0	0	1	1	0	0	0	j1	jo	0	6	j	1	1	$(A) \longleftrightarrow (M(DP))$ $(X) \longleftrightarrow (X) EXOR(j)$ $j = 0 \text{ to } 3$
RAM to register transfer																
o regist	XAMD j	0	0	1	1	0	1	1	j1	<b>j</b> o	0	6	C +j	1	1	$ \begin{array}{l} (A) \longleftrightarrow (M(DP)) \\ (X) \longleftrightarrow (X) \ EXOR(j) \end{array} $
RAM t																j = 0  to  3 $(Y) \leftarrow (Y) - 1$
	XAMI j	0	0	1	1	0	1	0	j1	jo	0	6	8 +j	1	1	$(A) \leftarrow \rightarrow (M(DP))$ $(X) \leftarrow (X) EXOR(j)$
																$ j = 0 \text{ to } 3 $ $ (Y) \leftarrow (Y) + 1 $

Skip condition	Carry flag CY	Detailed description
_	-	Transfers the contents of register B to register A.
_	_	Transfers the contents of register A to register B.
_	_	Transfers the contents of register Y to register A.
_	_	Transfers the contents of register A to register Y.
_	_	Transfers the contents of registers A and B to register E.
-	_	Transfers the contents of register E to registers A and B.
-	_	Transfers the contents of register A to register D.
Continuous description	-	Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y.
		When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continuously are skipped.
(Y) = 0	_	Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped.
(Y) = 15	_	Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped.
-	_	After transferring the contents of M(DP) to register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
-	_	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
(Y) = 15	_	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped.
(Y) = 0	_	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped.



Parameter						lı	nstru	ıctio	n co	de				r of s	r of s	
Type of instructions	Mnemonic	D8	D7	D <sub>6</sub>	D <sub>5</sub>	D4	Dз	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>		adec otatio	imal on	Number of words	Number of cycles	Function
	LA n	0	1	0	1	1	nз	n <sub>2</sub>	n1	n <sub>0</sub>	0	В	n	1	1	(A) ← n n = 0 to 15
	TABP p	0	1	0	0	1	рз	p2	p1	po	0	9	p	1	3	$(SK(SP)) \leftarrow (PC)$ $(SP) \leftarrow (SP) + 1$ $(PCH) \leftarrow p \text{ (Note)}$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$ When URS=0, $(B) \leftarrow (ROM(PC))7 \text{ to } 4$ $(A) \leftarrow (ROM(PC))3 \text{ to } 0$ When URS=1, $(CY) \leftarrow (ROM(PC))8$ $(B) \leftarrow (ROM(PC))7 \text{ to } 4$ $(A) \leftarrow (ROM(PC))3 \text{ to } 0$ $(SP) \leftarrow (SP) - 1$ $(PC) \leftarrow (SK(SP))$
tion	AM	0	0	0	0	0	1	0	1	0	0	0	Α	1	1	$(A) \leftarrow (A) + (M(DP))$
Arithmetic operation	AMC	0	0	0	0	0	1	0	1	1	0	0	В	1	1	$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow Carry$
Arithr	A n	0	1	0	1	0	nз	n2	N1	no	0	Α	n	1	1	$(A) \leftarrow (A) + n$ n = 0  to  15
	SC	0	0	0	0	0	0	1	1	1	0	0	7	1	1	(CY) ← 1
	RC	0	0	0	0	0	0	1	1	0	0	0	6	1	1	(CY) ← 0
	SZC	0	0	0	1	0	1	1	1	1	0	2	F	1	1	(CY) = 0 ?
	СМА	0	0	0	0	1	1	1	0	0	0	1	С	1	1	$(A) \leftarrow (\overline{A})$
	RAR	0	0	0	0	1	1	1	0	1	0	1	D	1	1	$\rightarrow$ CY $\rightarrow$ A3A2A1A0
	LGOP	0	0	1	0	0	0	0	0	1	0	4	1	1	1	Logic operation instruction XOR, OR, AND

Note: p is 0 to 15.

Skip condition	Carry flag CY	Detailed description
Continuous description	_	Loads the value n in the immediate field to register A.  When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped.
_	0/1	Transfers bits 7 to 4 to register B and bits 3 to 0 to register A when URS flag is cleared to "0." These bits 7 to 0 are the ROM pattern in address (DR <sub>2</sub> DR <sub>1</sub> DR <sub>0</sub> A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub> ) specified by registers A and D in page p.  Transfers bit 8 of ROM pattern is transferred to flag CY when URS flag is set to "1" (after the URSC instruction is executed).  (One of stack is used when the TABP p instruction is executed.)
_	_	Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY
-	0/1	remains unchanged.  Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY.
Overflow = 0	_	Adds the value n in the immediate field to register A.  The contents of carry flag CY remains unchanged.  Skips the next instruction when there is no overflow as the result of operation.
-	1	Sets (1) to carry flag CY.
-	0	Clears (0) to carry flag CY.
(CY) = 0	_	Skips the next instruction when the contents of carry flag CY is "0."
_	_	Stores the one's complement for register A's contents in register A.
_	0/1	Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right.
_	_	Executes the logic operation selected by logic operation selection register LO between the contents of register A and register E, and stores the result in register A.



Parameter		Instruction code							er of ds							
Type of instructions	Mnemonic	D8	D7	D <sub>6</sub>	D <sub>5</sub>	D4	Dз	D <sub>2</sub>	D1	D <sub>0</sub>		adec otati		Number of words	Number of cycles	Function
	SB j	0	0	1	0	1	1	1	j <sub>1</sub>	jo	0	5	C +j	1	1	(Mj(DP)) ← 1 j = 0 to 3
Bit operation	RB j	0	0	1	0	0	1	1	j1	jo	0	4	C +j	1	1	$(Mj(DP)) \leftarrow 0$ j = 0  to  3
Bit	SZB j	0	0	0	1	0	0	0	j1	jo	0	2	j	1	1	(Mj(DP)) = 0 ? j = 0 to 3
<u> </u>	SEAM	0	0	0	1	0	0	1	1	0	0	2	6	1	1	(A) = (M(DP))?
Comparison operation	SEA n	0	0	0	1	0	0	1	0	1	0	2	5	2	2	(A) = n ? n = 0 to 15
S		0	1	0	1	1	пз	n <sub>2</sub>	n1	n <sub>0</sub>	0	В	n			
	Ва	1	1	<b>a</b> 6	<b>a</b> 5	<b>a</b> 4	<b>a</b> 3	<b>a</b> 2	<b>a</b> 1	<b>a</b> 0	1	8 +a	а	1	1	(PCL) ← a6-a0
	BL p, a	0	0	0	1	1	рз	p <sub>2</sub>	<b>p</b> 1	p <sub>0</sub>	0	3	р	2	2	(РСн) ← р (РС∟) ← a6–a0 (Note)
ration		1	1	<b>a</b> 6	<b>a</b> 5	<b>a</b> 4	<b>a</b> 3	<b>a</b> 2	<b>a</b> 1	<b>a</b> 0	1	8 +a	а			
Branch operation	BA a	0	0	0	0	0	0	0	0	1	0	0	1	2	2	(PCL) ← (a6–a4, A3–A0)
Bra		1	1	a <sub>6</sub>	<b>a</b> 5	<b>a</b> 4	аз	<b>a</b> 2	a <sub>1</sub>	<b>a</b> 0	1	8 +a	а			
	BLA p, a	0	0	0	0	1	0	0	0	0	0	1	0	2	2	(РСн) ← р (РС∟) ← (а6-а₄, А3-A0)
		1	1	<b>a</b> 6	<b>a</b> 5	<b>a</b> 4	рз	p <sub>2</sub>	p <sub>1</sub>	p <sub>0</sub>	1	8 +a	р			(Note)

Note: p is 0 to 15.

Skip condition	Carry flag CY	Detailed description
_	_	Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
-	_	Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
(Mj(DP)) = 0 j = 0  to  3	_	Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is "0."
(A) = (M(DP))	-	Skips the next instruction when the contents of register A is equal to the contents of M(DP).
(A) = n n = 0 to 15	_	Skips the next instruction when the contents of register A is equal to the value n in the immediate field.
_	-	Branch within a page : Branches to address a in the identical page.
-	_	Branch out of a page : Branches to address a in page p.
-	_	Branch within a page: Branches to address (a <sub>6</sub> a <sub>5</sub> a <sub>4</sub> A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub> ) determined by replacing the low-order 4 bits of the address a in the identical page with register A.
_	_	Branch out of a page: Branches to address (a <sub>6</sub> a <sub>5</sub> a <sub>4</sub> A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub> ) determined by replacing the low-order 4 bits of the address a in page p with register A.



Parameter			Instruction code											s rof				
Type of instructions	Mnemonic	D8	D7	D <sub>6</sub>	D <sub>5</sub>	D4	Дз	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	Hex	adec otati		Number of words	Number of cycles	Function		
	ВМ а	1	0	<b>a</b> 6	<b>a</b> 5	<b>a</b> 4	<b>a</b> 3	<b>a</b> 2	a1	a <sub>0</sub>	1	а	а	1	1	$(SK(SP)) \leftarrow (PC)$ $(SP) \leftarrow (SP) + 1$ $(PCH) \leftarrow 2$ $(PCL) \leftarrow a_{6}-a_{0}$		
oeration	BML p, a	0	0	1	1	1	рз	p <sub>2</sub>	<b>p</b> 1	p <sub>0</sub>	0	7	р	2	2	$(SK(SP)) \leftarrow (PC)$ $(SP) \leftarrow (SP) + 1$ $(PCH) \leftarrow p$		
Subroutine operation		1	0	<b>a</b> 6	<b>a</b> 5	<b>a</b> 4	<b>a</b> 3	<b>a</b> 2	a <sub>1</sub>	<b>a</b> 0	1	а	а			(PCL) ← a6-a0 (Note)		
Sul	BMLA p, a	0	0	1	0	1	0	0	0	0	0	5	0	2	2	$(SK(SP)) \leftarrow (PC)$ $(SP) \leftarrow (SP) + 1$		
		1	0	<b>a</b> 6	<b>a</b> 5	<b>a</b> 4	рз	p <sub>2</sub>	p <sub>1</sub>	po	1	а	р			(PC <sub>H</sub> ) ← p (PC <sub>L</sub> ) ← (a <sub>6</sub> -a <sub>4</sub> , A <sub>3</sub> -A <sub>0</sub> ) (Note)		
oeration	RT	0	0	1	0	0	0	1	0	0	0	4	4	1	2	$(SP) \leftarrow (SP) - 1$ $(PC) \leftarrow (SK(SP))$		
Return operation	RTS	0	0	1	0	0	0	1	0	1	0	4	5	1	2	$(SP) \leftarrow (SP) - 1$ $(PC) \leftarrow (SK(SP))$		
	T1AB	0	0	1	0	0	0	1	1	1	0	4	7	1	1	at timer 1 stop (V10=0) $ (R17-R14) \leftarrow (B), (R13-R10) \leftarrow (A) \\ (T17-T14) \leftarrow (B), (T13-T10) \leftarrow (A) \\ \text{at timer 1 operating (V10=1)} \\ (R17-R14) \leftarrow (B), (R13-R10) \leftarrow (A) $		
u	TAB1	0	0	1	0	1	0	1	1	1	0	5	7	1	1	(B) ← (T17–T14) (A) ← (T13–T10)		
operation	TV1A	0	0	1	0	1	1	0	1	1	0	5	В	1	1	$(V12-V10) \leftarrow (A2-A0)$		
Timer operation	SNZT1	0	0	1	0	0	0	0	1	0	0	4	2	1	1	(T1F) = 1 ? $(T1F) \leftarrow 0$		
	T2AB	0	1	0	0	0	1	0	0	0	0	8	8	1	1	$(R2L7-R2L4) \leftarrow (B)$ $(R2L3-R2L0) \leftarrow (A)$ $(T27-T24) \leftarrow (B)$ , $(T23-T20) \leftarrow (A)$		

Note: p is 0 to 15.

Skip condition	Carry flag CY	Detailed description
_	_	Call the subroutine in page 2 : Calls the subroutine at address a in page 2.
-	_	Call the subroutine : Calls the subroutine at address a in page p.
_	_	Call the subroutine: Calls the subroutine at address (a <sub>6</sub> a <sub>5</sub> a <sub>4</sub> A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub> ) determined by replacing the low-order 4 bits of address a in page p with register A.
-	_	Returns from subroutine to the routine called the subroutine.
Skip at uncondition	_	Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition.
-	_	At timer 1 stop (V10 = 0), transfers the contents of register A and register B to timer 1 and reload register R1.
		At timer 1 operating (V1 <sub>0</sub> = 1), transfers the contents of register A and register B to reload register R1.
-	_	Transfers the contents of timer 1 to registers A and B.
-	_	Transfers the contents of register A to registers V1.
(T1F) = 1	_	Clears T1F flag and skips the next instruction when the contents of T1F flag is "1."
_	_	Transfers the contents of register A and register B to timer 2 and reload register R2L.



Parameter	INC INST						nstru							Jo	of	
Type of instructions	Mnemonic	D8	D7	D <sub>6</sub>	D <sub>5</sub>		Dз				Hexa			Number of words	Number of cycles	Function
	TAB2	0	0	1	0	0	0	0	0	0	0	4	0	1	1	$(B) \leftarrow (T27-T24), (A) \leftarrow (T23-T20)$
	TV2A	0	0	1	0	1	1	0	1	0	0	5	Α	1	1	(V23−V20) ← (A3−A0)
eration	SNZT2	0	0	1	0	1	0	0	1	0	0	5	2	1	1	(T2F) = 1 ? (T2F) ← 0
Timer operation	Т2НАВ	0	1	0	0	0	1	0	0	1	0	8	9	1	1	$(R2H_7-R2H_4) \leftarrow (B)$ $(R2H_3-R2H_0) \leftarrow (A)$
	T2R2L	0	0	1	0	1	0	0	1	1	0	5	3	1	1	$(T27-T24) \leftarrow (R2L7-R2L4)$ $(T23-T20) \leftarrow (R2L3-R2L0)$
ve	SCAR	0	1	0	0	0	0	1	1	1	0	8	7	1	1	(CAR) ← 1
Carrier wave control operation	RCAR	0	1	0	0	0	0	1	1	0	0	8	6	1	1	(CAR) ← 0
	CLD	0	0	0	0	1	0	0	0	1	0	1	1	1	1	(D) ← 0
	RD	0	0	0	0	1	0	1	0	0	0	1	4	1	1	$(D(Y)) \leftarrow 0$ (Y) = 0 to 7
	SD	0	0	0	0	1	0	1	0	1	0	1	5	1	1	$(D(Y)) \leftarrow 1$ $(Y) = 0 \text{ to } 7$
	SZD	0	0	0	1	0	0	1	0	0	0	2	4	2	2	(D(Y)) = 0 ?
ation		0	0	0	1	0	1	0	1	1	0	2	В			(Y) = 4  to  7
ut oper	OEA	0	1	0	0	0	0	1	0	0	0	8	4	1	1	(E1, E0) ← (A1, A0)
Input/Output operat	IAE	0	0	1	0	1	0	1	1	0	0	5	6	1	1	$(A_2-A_0) \leftarrow (E_2-E_0)$
lnpu	OGA	0	1	0	0	0	0	0	0	0	0	8	0	1	1	$(G) \leftarrow (A)$
	IAG	0	0	0	1	0	1	0	0	0	0	2	8	1	1	$(A) \leftarrow (G)$



Skip condition	Carry flag CY	Detailed description
-	_	Transfers the contents of timer 2 to registers A and B.
-	_	Transfers the contents of register A to registers V2.
(T2F) = 1	_	Clears T2F flag and skips the next instruction when the contents of T2F flag is "1."
-	_	Transfers the contents of register A and register B to reload register R2H.
_	_	Transfers the contents of reload register R2L to timer 2.
_	_	Sets (1) to port CARR output flag (CAR).
-	_	Clears (0) to port CARR output flag (CAR).
_	_	Clears (0) to port D (high-impedance state).
-	_	Clears (0) to a bit of port D specified by register Y (high-impedance state).
-	_	Sets (1) to a bit of port D specified by register Y.
(D(Y)) = 0 (Y) = 4 to 7	_	Skips the next instruction when a bit of port D specified by register Y is "0."
_	_	Outputs the contents of register A to port E.
_	_	Transfers the contents of port E to register A.
		Outputs the contents of register A to port G.
	_	Transfers the contents of port G to register A.
_	_	Transiers the contents of port of to register A.



Parameter			Instruction code											er of Is	er of	
Type of instructions	Mnemonic	D8	D7	D <sub>6</sub>	D <sub>5</sub>	D4	Дз	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	Hex	adec otati		Number of words	Number of cycles	Function
	NOP	0	0	0	0	0	0	0	0	0	0	0	0	1	1	(PC) ← (PC) + 1
	POF	0	0	0	0	0	1	1	0	1	0	0	D	1	1	RAM back-up
	SNZP	0	0	0	0	0	0	0	1	1	0	0	3	1	1	(P) = 1 ?
Other operation	ССК	0	0	1	0	1	1	0	0	1	0	5	9	1	1	STCK changes to f(XIN)
Other	TLOA	0	0	1	0	1	1	0	0	0	0	5	8	1	1	$(LO_1, LO_0) \leftarrow (A_1, A_0)$
	URSC	0	1	0	0	0	0	0	1	0	0	8	2	1	1	(URS) ← 1
	TPU0A	0	1	0	0	0	1	1	1	1	0	8	F	1	1	(PU03−PU00) ← (A3−A0)
	TPU1A	0	1	0	0	0	1	1	1	0	0	8	Е	1	1	(PU13−PU10) ← (A3−A0)
	WRST	0	0	0	0	0	1	1	1	1	0	0	F	1	1	(WDF1) ← 0

Skip condition	Carry flag CY	Detailed description
_	-	No operation
_	_	Puts the system in RAM back-up state.
(P) = 1	_	Skips the next instruction when P flag is "1." After skipping, P flag remains unchanged.
_	_	System clock (STCK) changes to f(XIN) from f(XIN)/8. Execute this CCK instruction at address 0 in page 0.
-	_	Transfers the contents of register A to the logic operation selection register LO.
-	_	Sets the most significant ROM code reference enable flag (URS) to "1."
_	_	Transfers the contents of register A to register PU0.
_	_	Transfers the contents of register A to register PU1.
_	_	Initializes the watchdog timer flag (WDF1).



NST	RUC	TION	I COI	DE T	ABLE														
1	D8-D4	00000	00001	00010	00011	00100	00101	00110	00111	01000	01001	01010	01011	01100	01101	01110	01111	10000 10111	11000 11111
D3- D0	Hex.	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10–17	18–1F
0000	0	NOP	BLA	SZB 0	BL	TAB2	BMLA	XAM 0	BML	OGA	TABP 0	A 0	LA 0	LXY 0,0	LXY 1,0	LXY 2,0	LXY 3,0	ВМ	В
0001	1	ВА	CLD	SZB 1	BL	LGOP	_	XAM 1	BML		TABP 1	A 1	LA 1	LXY 0,1	LXY 1,1	LXY 2,1	LXY 3,1	ВМ	В
0010	2	_	_	SZB 2	BL	SNZT1	SNZT2	XAM 2	BML	URSC	TABP 2	A 2	LA 2	LXY 0,2	LXY 1,2	LXY 2,2	LXY 3,2	ВМ	В
0011	3	SNZP	INY	SZB 3	BL	_	T2R2L	XAM 3	BML	_	TABP 3	A 3	LA 3	LXY 0,3	LXY 1,3	LXY 2,3	LXY 3,3	ВМ	В
0100	4	_	RD	SZD	BL	RT	_	TAM 0	BML	OEA	TABP 4	A 4	LA 4	LXY 0,4	LXY 1,4	LXY 2,4	LXY 3,4	ВМ	В
0101	5	_	SD	SEAn	BL	RTS	_	TAM 1	BML	_	TABP 5	A 5	LA 5	LXY 0,5	LXY 1,5	LXY 2,5	LXY 3,5	ВМ	В
0110	6	RC	_	SEAM	BL	_	IAE	TAM 2	BML	RCAR	TABP 6	A 6	LA 6	LXY 0,6	LXY 1,6	LXY 2,6	LXY 3,6	ВМ	В
0111	7	sc	DEY	_	BL	T1AB	TAB1	TAM 3	BML	SCAR	TABP 7	A 7	LA 7	LXY 0,7	LXY 1,7	LXY 2,7	LXY 3,7	ВМ	В
1000	8	_		IAG	BL		TLOA	XAMI 0	BML	T2AB	TABP 8	A 8	LA 8	LXY 0,8	LXY 1,8	LXY 2,8	LXY 3,8	ВМ	В
1001	9	_		TDA	BL	_	сск	XAMI 1	BML	T2HAB	TABP 9	A 9	LA 9	LXY 0,9	LXY 1,9	LXY 2,9	LXY 3,9	ВМ	В
1010	А	АМ	TEAB	TABE	BL		TV2A	XAMI 2	BML	_	TABP 10	A 10	LA 10	LXY 0,10	LXY 1,10	LXY 2,10	LXY 3,10	ВМ	В
1011	В	AMC	_	_	BL	_	TV1A	XAMI 3	BML	_	TABP 11	A 11	LA 11	LXY 011	LXY 1,11	LXY 2,11	LXY 3,11	ВМ	В
1100	С	TYA	СМА	_	BL	RB 0	SB 0	XAMD 0	BML	_	TABP 12	A 12	LA 12	LXY 0,12	LXY 1,12	LXY 2,12	LXY 3,12	ВМ	В
1101	D	POF	RAR	_	BL	RB 1	SB 1	XAMD 1	BML	_	TABP 13	A 13	LA 13	LXY 0,13	LXY 1,13	LXY 2,13	LXY 3,13	ВМ	В
1110	Е	TBA	TAB	_	BL	RB 2	SB 2	XAMD 2	BML	TPU1A	TABP 14	A 14	LA 14	LXY 0,14	LXY 1,14	LXY 2,14	LXY 3,14	ВМ	В
1111	F	WRST	TAY	szc	BL	RB 3	SB 3	XAMD 3	BML	TPU0A	TABP 15	A 15	LA 15	LXY 0,15	LXY 1,15	LXY 2,15	LXY 3,15	ВМ	В

The above table shows the relationship between machine language codes and machine language instructions. D3–D0 show the low-order 4 bits of the machine language code, and D8–D4 show the high-order 5 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use the code marked "–."

The codes for the second word of a two-word instruction are described below.

	The second word										
		<u>ne secon</u>	d word								
BL	1	1 a a a	aaaa								
BML	1	0 a a a	aaaa								
ВА	1		aaaa								
BLA	1	1 a a a	рррр								
BMLA	1	0 a a a									
SEA	0	1011	nnnn								
SZD	0	0010	1011								



# **REGISTER STRUCTURE**

	Timer control register V1	at	t reset : 0002	at RAM back-up : 0002	W				
V12	Carrier ways autout auto control hit	0	0 Auto-control output by timer 1 is invalid						
V 12	Carrier wave output auto-control bit	1	Auto-control output by timer 1 is valid						
1/4	Timer 1 count course calcution hit	0	0 Carrier wave output (CARRY)						
V1 <sub>1</sub>	Timer 1 count source selection bit	1	Bit 5 of watchdog timer (WDT)						
1/4	Time and a control laid	0	Stop (Timer 1 state	e retained)					
V10	Timer 1 control bit	1	Operating						

Timer control register V2		at reset : 00002		at RAM back-up : 00002	W			
1/20	V23 Carrier wave "H" interval expansion bit	0	To expand "H" interval is invalid					
V Z 3		1	To expand "H" inte	To expand "H" interval is valid (when V22=1 selected)				
\/0-	V22 Carrier wave generation function control bit	0	Carrier wave generation function invalid					
V Z2		1	Carrier wave generation function valid					
V2 <sub>1</sub>	V0 T 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		f(XIN)					
V Z1	Timer 2 count source selection bit	1	f(XIN)/2					
1/0-	Timer 2 control bit	0	Stop (Timer 2 state retained)					
V20	Timer 2 control bit	1	Operating					

Lo	gic operation selection register LO	at reset : 002		t reset : 002	at RAM back-up : 002	W	
			O <sub>1</sub> LO <sub>0</sub> Logic operation function				
LO <sub>1</sub>	LO <sub>1</sub>	0	0	Exclusive logic OR operation (XOR)			
	Logic operation selection bits	0	1	OR operation (OR)			
LO <sub>0</sub>	LO <sub>0</sub>	1	0	AND operation (AND)			
		1	1	Not available			

Pull-down control register PU0		at reset : 00002		at RAM back-up : state retained	W	
PU03	Ports G <sub>2</sub> , G <sub>3</sub> pull-down transistor control	0	Pull-down transistor OFF, key-on wakeup invalid			
PU03	bit	1	Pull-down transistor ON, key-on wakeup valid			
DI IO-	Ports G <sub>0</sub> , G <sub>1</sub> pull-down transistor control	0	Pull-down transistor OFF, key-on wakeup invalid			
PU02	bit	1	Pull-down transistor ON, key-on wakeup valid			
PHO P I F II I I I I I I I I I I I I I I I		0	Pull-down transistor OFF, key-on wakeup invalid			
PU0 <sub>1</sub>	Port E <sub>1</sub> pull-down transistor control bit	1	Pull-down transistor ON, key-on wakeup valid			
PU0 <sub>0</sub>	Port Es null down transister central hit	0	Pull-down transistor OFF, key-on wakeup invalid			
F 000	Port E <sub>0</sub> pull-down transistor control bit	1	Pull-down transistor ON, key-on wakeup valid			

	Pull-down control register PU1	at reset : 00002		at RAM back-up : state retained W					
DIA - Dest Described and the second second bit		0	Pull-down transisto	Pull-down transistor OFF, key-on wakeup invalid					
PU13 Port D7 pull-down transistor control bit	1	Pull-down transistor ON, key-on wakeup valid							
DI IA - Dort De pull dours transister control bit	0	Pull-down transistor OFF, key-on wakeup invalid							
PU12	PU1 <sub>2</sub> Port D <sub>6</sub> pull-down transistor control bit	1	Pull-down transistor ON, key-on wakeup valid						
PU1 <sub>1</sub>	DIM Dest Described associated associated associated		Pull-down transistor OFF, key-on wakeup invalid						
POIT	Port D <sub>5</sub> pull-down transistor control bit	1	Pull-down transistor ON, key-on wakeup valid						
PU10 P	Port Danull down transistor control bit	0	Pull-down transistor OFF, key-on wakeup invalid						
	Port D4 pull-down transistor control bit	1	Pull-down transistor ON, key-on wakeup valid						

## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
Vdd	Supply voltage		-0.3 to 5	V
Vı	Input voltage		-0.3 to VDD+0.3	V
Vo	Output voltage		-0.3 to VDD+0.3	V
Pd	Power dissipation	Ta = 25 °C	300	mW
Topr	Operating temperature range		-20 to 85	°C
Tstg	Storage temperature range		-40 to 125	°C

## **RECOMMENDED OPERATING CONDITIONS**

 $(Ta = -20 \, ^{\circ}\text{C} \text{ to } 85 \, ^{\circ}\text{C}, \, \text{V}_{\text{DD}} = 1.8 \, \text{V} \text{ to } 3.6 \, \text{V}, \, \text{unless otherwise noted})$ 

Cumbal	D		O a different		Limits		1.1:4
Symbol	Pi	arameter	Conditions	Min.	Тур.	Max.	Unit
Vdd	Supply voltage			1.8		3.6	V
VRAM	RAM back-up voltage (a	t RAM back-up mode)		1.1		3.6	V
Vss	Supply voltage				0		V
VIH	"H" level input voltage Ports D4-D7, E, G		VDD = 3.0 V	0.7Vdd		VDD	V
VIH	"H" level input voltage XI	N	VDD = 3.0 V	0.8Vpd		VDD	V
VIL	"L" level input voltage Ports D4-D7, E, G		VDD = 3.0 V	0		0.2Vdd	V
VIL	"L" level input voltage XII	N	VDD = 3.0 V	0		0.2Vdd	V
loн(peak)	"H" level peak output cur	rent Ports D, E <sub>1</sub> , G	VDD = 3.0 V			-4	mA
Іон(peak)	"H" level peak output cur	rent Port Eo	VDD = 3.0 V			-24	mA
Іон(peak)	"H" level peak output current CARR		VDD = 3.0 V			-20	mA
loL(peak)	"L" level peak output current CARR		VDD = 3.0 V			4	mA
Iон(avg)	"H" level average output current Ports D, E1, G		VDD = 3.0 V			-2	mA
Iон(avg)	"H" level average output current Port Eo		VDD = 3.0 V			-12	mA
Іон(avg)	"H" level average output	current CARR	VDD = 3.0 V			-10	mA
loL(avg)	"L" level average output	current CARR	VDD = 3.0 V			2	mA
f(XIN)	System clock frequency	when STCK = f(XIN)/8 selected	Ceramic resonance			4	MHz
	·	when STCK = f(XIN) selected	Ceramic resonance			500	kHz
VDET	Voltage drop detection c	ircuit detection voltage		1.10		1.80	V
			Ta=25 °C	1.40	1.50	1.56	]
TDET	Voltage drop detection c	ircuit low voltage	When supply voltage passes		0.2	1.2	ms
	determination time		the detected voltage at ±50V/s.				
TPON	Power-on reset circuit va	alid power source rising time	V <sub>DD</sub> = 0 to 2.2 V			1	ms

Note: The average output current ratings are the average current value during 100 ms.



## **ELECTRICAL CHARACTERISTICS**


(Ta = -20 °C to 85 °C, V<sub>DD</sub> = 3 V, unless otherwise noted)

Cumhal	Doromotor	Took conditions		Limits		I Imia
Symbol Parameter  Vol. "L" level output voltage Port CARR	Test conditions	Min.	Тур.	Max.	Unit	
Vol	"L" level output voltage Port CARR	IoL = 2 mA			0.9	V
Vol	"L" level output voltage Хоит	IoL = 0.2 mA			0.9	V
Vон	"H" level output voltage Ports D, E1, G	Iон = −2 mA	2.1			V
Vон	"H" level output voltage Port Eo	Iон = −12 mA	1.5			V
Vон	"H" level output voltage CARR	Iон = −10 mA	1.0			V
Vон	"H" level output voltage Хоит	Iон = −0.2 mA	2.1			V
lıL	"L" level input current Ports D4-D7, E, G	Vı = Vss			-1	μΑ
Іін	"H" level input current Ports Eo, E1	VI = VDD			1	μΑ
		Pull-down transistor in off-state				
loz	Output current at off-state Ports D, E <sub>0</sub> , E <sub>1</sub> , G	Vo = Vss			-1	μΑ
Idd	Supply current (when operating)	f(XIN) = 4.0  MHz		400	800	μΑ
		f(XIN) = 500 kHz		250	500	μΑ
	Supply current (at RAM back-up)			1	3	μΑ
		Ta = 25 °C		0.1	0.5	μΑ
Rрн	Pull-down resistor value Ports D4-D7, E, G	VDD = 3 V, VI = 3 V	75	150	300	kΩ
Rosc	Feedback resistor value between XIN-XOUT		700		3200	kΩ

## **BASIC TIMING DIAGRAM**

Machine cycle Parameter Pin name		Mi		Mi	i+1	
System clock	STCK					
Ports D, E, G output	D0-D7,E0,E1 G0-G3	X				X
Ports D, E, G input	D4-D7 E0-E2 G0-G3		X			

## **PACKAGE OUTLINE**



# **REVISION HISTORY**

# 4283 Group Data Sheet

Rev.	Date		Description
		Page	Summary
1.00	Jan. 07, 2005	_	First edition issued.
1.01	Mar. 20, 2006	24	The followings of LIST OF PRECAUTIONS revised.
			(12)Overvoltage $\rightarrow$ (12)QzROM revised.
			(13)Notes On ROM Code Protect added.
		$\rightarrow$	Pages 27, 38, 52-55: SNZT1 and SNZT2 revised.
		62	Package outline revised.

## Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials

  1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

  2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

  3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

  The information described here may contain technical inaccuracies or typographical errors.

  Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

  Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- home page (http://www.renesas.com).

  4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

  5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- use.

  6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

  7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

  Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

  8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



**RENESAS SALES OFFICES** 

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

**Renesas Technology America, Inc.** 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

## Renesas Technology (Shanghai) Co., Ltd.

Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

**Renesas Technology Taiwan Co., Ltd.**10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

@ 2006 D T11 C	A 11 1. (	Data de dia Tenen	
			ı
			Ĺ
			Ĺ
			Ĺ
			Ĺ
			Ĺ