

# 4283 Group

## SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

REJ03B0109-0101  
Rev.1.01  
2006.03.20

### DESCRIPTION

The 4283 Group enables fabrication of  $8 \times 7$  key matrix and has the followin timers;

- an 8-bit timer which can be used to set each carrier wave and has two reload register
- an 8-bit timer which can be used to auto-control and has a reload register.

### FEATURES


- Number of basic instructions ..... 68
- Minimum instruction execution time .....  $8.0 \mu s$   
(at  $f(X_{IN}) = 4.0 \text{ MHz}$ , system clock =  $f(X_{IN})/8$ )
- Supply voltage ..... 1.8 V to 3.6 V
- Subroutine nesting ..... 4 levels

- Timer
  - Timer 1 ..... 8-bit timer  
(This has a reload register and carrier wave output auto-control function)
  - Timer 2 ..... 8-bit timer  
(This has two reload registers and carrier wave output function)
- Logic operation function (XOR, OR, AND)
- RAM back-up function
- Key-on wakeup function (ports D4–D7, E0–E2, G0–G3) .... 11
- I/O port (ports D, E, G, CARR) ..... 16
- Oscillation circuit ..... Ceramic resonance
- Watchdog timer
- Power-on reset circuit
- Voltage drop detection circuit ..... Typical:1.50 V  
(system reset)

### APPLICATION


Various remote control transmitters

Part number	ROM size ( $\times 9$ bits)	RAM size ( $\times 4$ bits)	Package	ROM type
M34283G2-XXXGP	2048 words	64 words	20P2F-A	QzROM
M34283G2GP	2048 words	64 words	20P2F-A	QzROM (blank)

**PIN CONFIGURATION (TOP VIEW)**

Outline 20P2F-A

## BLOCK DIAGRAM



## PERFORMANCE OVERVIEW

Parameter		Function	
Number of basic instructions		68	
Minimum instruction execution time		8.0 $\mu$ s ( $f(X_{IN}) = 4.0$ MHz, system clock = $f(X_{IN})/8$ , $V_{DD} = 3$ V)	
Memory sizes	ROM	2048 words $\times$ 9 bits	
	RAM	64 words $\times$ 4 bits	
Input/Output ports	D0–D3	Output	Four independent output ports
	D4–D7	I/O	Four independent I/O ports with the pull-down function
	E0–E2	Input	3-bit input port with the pull-down function
	E0, E1	Output	2-bit output port (E0, E1)
	G0–G3	I/O	4-bit I/O port with the pull-down function
	CARR	Output	1-bit output port; CMOS output
Timer	Timer 1	8-bit timer with a reload register	
	Timer 2	8-bit timer with two reload registers	
Subroutine nesting		4 levels (However, only 3 levels can be used when the TABP p instruction is executed)	
Device structure		CMOS silicon gate	
Package		20-pin plastic molded SSOP (20P2F-A)	
Operating temperature range		–20 °C to 85 °C	
Supply voltage		1.8 V to 3.6 V	
Power dissipation (typical value)	Active mode	400 $\mu$ A	
		$(f(X_{IN}) = 4.0$ MHz, system clock = $f(X_{IN})/8$ , $V_{DD} = 3$ V)	
	RAM back-up mode	0.1 $\mu$ A ( $T_a=25^{\circ}\text{C}$ , $V_{DD} = 3$ V)	

## PIN DESCRIPTION

Pin	Name	Input/Output	Function
VDD	Power supply	—	Connected to a plus power supply.
VSS	Ground	—	Connected to a 0 V power supply.
XIN	System clock input	Input	I/O pins of the system clock generating circuit. Connect a ceramic resonator between pins XIN and XOUT. The feedback resistor is built-in between pins XIN and XOUT.
XOUT	System clock output	Output	
D0–D3	Output port D	Output	Each pin of port D has an independent 1-bit wide output function. The output structure is P-channel open-drain.
D4–D7	I/O port D	I/O	1-bit I/O port. For input use, set the latch of the specified bit to “0.” When the built-in pull-down transistor is turned on, the key-on wakeup function using “H” level sense and the pull-down transistor become valid. The output structure is P-channel open-drain.
E0–E2	I/O port E	Output	2-bit (E0, E1) output port. The output structure is P-channel open-drain.
		Input	3-bit input port. For input use (E0, E1), set the latch of the specified bit to “0.” When the built-in pull-down transistor is turned on, the key-on wakeup function using “H” level sense and the pull-down transistor become valid. Port E2 has an input-only port and has a key-on wakeup function using “H” level sense and pull-down transistor.
G0–G3	I/O port G	I/O	4-bit I/O port. For input use, set the latch of the specified bit to “0.” The output structure is P-channel open-drain. When the built-in pull-down transistor is turned on, the key-on wakeup function using “H” level sense and pull-down transistor become valid.
CARR	Carrier wave output for remote control	Output	Carrier wave output pin for remote control. The output structure is CMOS circuit.

## CONNECTIONS OF UNUSED PINS

Pin	Connection	Usage condition
D0–D3	Open.	
	Connect to V <sub>DD</sub> .	
D4–D7	Open (Set the output latch to “1”).	Pull-down transistor OFF.
	Open (Set the output latch to “0”).	
	Connect to V <sub>DD</sub> .	Pull-down transistor OFF.
E0, E1	Open (Set the output latch to “1”).	Pull-down transistor OFF.
	Open (Set the output latch to “0”).	
	Connect to V <sub>DD</sub> .	Pull-down transistor OFF.
E2	Open.	
	Connect to V <sub>SS</sub> .	
G0–G3	Open (Set the output latch to “1”).	Pull-down transistor OFF.
	Open (Set the output latch to “0”).	
	Connect to V <sub>DD</sub> .	Pull-down transistor OFF.
CARR	Open.	

(Note when connecting to V<sub>SS</sub> and V<sub>DD</sub>)

- Connect the unused pins to V<sub>SS</sub> or V<sub>DD</sub> at the shortest distance and use the thick wire against noise.

## PORT FUNCTION

Port	Pin	Input/ Output	Output structure	Control bits	Control instructions	Control registers	Remark
Port D	D0–D3	Output (4)	P-channel open-drain	1 bit	SD RD CLD		
	D4–D7	I/O (4)			SD RD CLD SZD	PU1	Pull-down function and key-on wakeup function (programmable)
Port E	E0 E1	I/O (2)	P-channel open-drain	Output: 2 bits Input: 3 bits	OEA IAE	PU0	Pull-down function and key-on wakeup function (programmable)
	E2	Input (1)			IAE		
Port G	G0–G3	I/O (4)	P-channel open-drain	4 bits	OGA IAG	PU0	Pull-down function and key-on wakeup function (programmable)
Port CARR	CARR	Output (1)	CMOS	1 bit	SCAR RCAR		


## DEFINITION OF CLOCK AND CYCLE

- System clock (STCK)  
The system clock is the source clock for controlling this product. It can be selected as shown below whether to use the CCK instruction.

CCK instruction	System clock	Instruction clock
When not using	$f(X_{IN})/8$	$f(X_{IN})/32$
When using	$f(X_{IN})$	$f(X_{IN})/4$

- Instruction clock (INSTCK)  
The instruction clock is a signal derived by dividing the system clock by 4, and is the basic clock for controlling CPU. The one instruction clock cycle is equivalent to one machine cycle.
- Machine cycle  
The machine cycle is the cycle required to execute the instruction.

## PORT BLOCK DIAGRAMS



## FUNCTION BLOCK OPERATIONS CPU

### (1) Arithmetic logic unit (ALU)

The arithmetic logic unit ALU performs 4-bit arithmetic such as 4-bit data addition, comparison, and bit manipulation.

### (2) Register A and carry flag

Register A is a 4-bit register used for arithmetic, transfer, exchange, and I/O operation.

Carry flag CY is a 1-bit flag that is set to "1" when there is a carry with the AMC instruction (Figure 1).

It is unchanged with both A n instruction and AM instruction. The value of A<sub>0</sub> is stored in carry flag CY with the RAR instruction (Figure 2).

Carry flag CY can be set to "1" with the SC instruction and cleared to "0" with the RC instruction.

### (3) Registers B and E

Register B is a 4-bit register used for temporary storage of 4-bit data, and for 8-bit data transfer together with register A.

Register E is an 8-bit register. It can be used for 8-bit data transfer with register B used as the high-order 4 bits and register A as the low-order 4 bits (Figure 3).

### (4) Register D

Register D is a 3-bit register.

It is used to store a 7-bit ROM address together with register A and is used as a pointer within the specified page when the TABP p, BLA p, or BMLA p instruction is executed (Figure 4).




Fig. 1 AMC instruction execution example




Fig. 2 RAR instruction execution example




Fig. 3 Registers A, B and register E




Fig. 4 TABP p instruction execution example

**(5) Most significant ROM code reference enable flag (URS)**

URS flag controls whether to refer to the contents of the most significant 1 bit (bit 8) of ROM code when executing the TABP p instruction. If URS flag is "0," the contents of the most significant 1 bit of ROM code is not referred even when executing the TABP p instruction. However, if URS flag is "1," the contents of the most significant 1 bit of ROM code is set to flag CY when executing the TABP p instruction (Figure 4). URS flag is "0" after system is released from reset and returned from RAM back-up mode. It can be set to "1" with the URSC instruction, but cannot be cleared to "0."

**(6) Stack registers (SKs) and stack pointer (SP)**

Stack registers (SKs) are used to temporarily store the contents of program counter (PC) just before branching until returning to the original routine when;

- performing a subroutine call, or
- executing the table reference instruction (TABP p).

Stack registers (SKs) are four identical registers, so that subroutines can be nested up to 4 levels. However, one of stack registers is used when executing a table reference instruction. Accordingly, be careful not to over the stack. The contents of registers SKs are destroyed when 4 levels are exceeded.

The register SK nesting level is pointed automatically by 2-bit stack pointer (SP).


Figure 5 shows the stack registers (SKs) structure.

Figure 6 shows the example of operation at subroutine call.


**(7) Skip flag**

Skip flag controls skip decision for the conditional skip instructions and continuous described skip instructions.

Note : The 4283 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes "1" if the TABP p, RT, or RTS instruction is skipped.



**Fig. 5 Stack registers (SKs) structure**



**Fig. 6 Example of operation at subroutine call**



**(8) Program counter (PC)**

Program counter (PC) is used to specify a ROM address (page and address). It determines a sequence in which instructions stored in ROM are read. It is a binary counter that increments the number of instruction bytes each time an instruction is executed. However, the value changes to a specified address when branch instructions, subroutine call instructions, return instructions, or the table reference instruction (TABP p) is executed.

Program counter consists of PC<sub>H</sub> (most significant bit to bit 7) which specifies to a ROM page and PC<sub>L</sub> (bits 6 to 0) which specifies an address within a page. After it reaches the last address (address 127) of a page, it specifies address 0 of the next page (Figure 7).




Make sure that the PC<sub>H</sub> does not exceed after the last page of the built-in ROM.

**(9) Data pointer (DP)**

Data pointer (DP) is used to specify a RAM address and consists of registers X and Y. Register X specifies a file and register Y specifies a RAM digit (Figure 8).

Register Y is also used to specify the port D bit position.

When using port D, set the port D bit position to register Y certainly and execute the SD, RD, or SZD instruction (Figure 9).

**Fig. 7 Program counter (PC) structure****Fig. 8 Data pointer (DP) structure****Fig. 9 SD instruction execution example**

## PROGRAM MEMORY (ROM)

The program memory is a mask ROM. 1 word of ROM is composed of 9 bits. ROM is separated every 128 words by the unit of page (addresses 0 to 127).

### Table 1 ROM size and pages

Part number	ROM size (X 9 bits)	Pages
M34283G2	2048 words	16 (0 to 15)

Page 2 (addresses 0100<sub>16</sub> to 017F<sub>16</sub>) is the special page for subroutine calls. Subroutines written in this page can be called from any page with the 1-word instruction (BM). Subroutines extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.

ROM pattern of all addresses can be used as data areas with the TABP p instruction.


## DATA MEMORY (RAM)

1 word of RAM is composed of 4 bits, but 1-bit manipulation (with the SB j, RB j, and SZB j instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers X and Y. Set a value to the data pointer certainly when executing an instruction to access RAM.


Table 2 shows the RAM size. Figure 11 shows the RAM map.

### Table 2 RAM size

Part number	RAM size
M34283G2	64 words X 4 bits (256 bits)



**Fig. 10 ROM map of M34283G2**




**Fig. 11 RAM map**

## TIMERS

The 4283 Group has the programmable timer.

- Programmable timer

The programmable timer has a reload register and enables the frequency dividing ratio to be set. It is decremented from a setting value  $n$ . When it underflows (count to  $n + 1$ ), a timer 1 underflow flag is set to "1," new data is loaded from the reload register, and count continues (auto-reload function).



**Fig. 12 Auto-reload function**

The 4283 Group timer consists of the following circuit.

- Timer 1 : 8-bit programmable timer
- Timer 2 : 8-bit programmable timer

These timers can be controlled with the timer control registers V1 and V2.

Each timer function is described below.

**Table 3 Function related timer**

Circuit	Structure	Count source	Frequency dividing ratio	Use of output signal	Control register
Timer 1	8-bit programmable binary down counter	<ul style="list-style-type: none"> <li>• Carrier wave output (CARRY)</li> <li>• Bit 5 of watchdog timer</li> </ul>	1 to 256	• Carrier wave output control	V1
Timer 2	8-bit programmable binary down counter	<ul style="list-style-type: none"> <li>• <math>f(X_{IN})</math></li> <li>• <math>f(X_{IN})/2</math></li> </ul>	1 to 256	• Carrier wave output	V2
14-bit timer	14-bit fixed frequency	• Instruction clock	16384	<ul style="list-style-type: none"> <li>• Watchdog timer</li> <li>• Timer 1 count source</li> </ul>	




Fig. 13 Timers structure

**Table 4 Control registers related to timer**

Timer control register V1		at reset : 000 <sub>2</sub>		at RAM back-up : 000 <sub>2</sub>	W
V1 <sub>2</sub>	Carrier wave output auto-control bit	0	Auto-control output by timer 1 is invalid		
		1	Auto-control output by timer 1 is valid		
V1 <sub>1</sub>	Timer 1 count source selection bit	0	Carrier wave output (CARRY)		
		1	Bit 5 of watchdog timer (WDT)		
V1 <sub>0</sub>	Timer 1 control bit	0	Stop (Timer 1 state retained)		
		1	Operating		

Timer control register V2		at reset : 0000 <sub>2</sub>		at RAM back-up : 0000 <sub>2</sub>	W
V2 <sub>3</sub>	Carrier wave "H" interval expansion bit	0	To expand "H" interval is invalid		
		1	To expand "H" interval is valid (when V2 <sub>2</sub> =1 selected)		
V2 <sub>2</sub>	Carrier wave generation function control bit	0	Carrier wave generation function invalid		
		1	Carrier wave generation function valid		
V2 <sub>1</sub>	Timer 2 count source selection bit	0	f(X <sub>IN</sub> )		
		1	f(X <sub>IN</sub> )/2		
V2 <sub>0</sub>	Timer 2 control bit	0	Stop (Timer 2 state retained)		
		1	Operating		

Note: "W" represents write enabled.

#### (1) Control registers related to timer


- Timer control register V1  
Register V1 controls the timer 1 count source and auto-control function of carrier wave output from port CARR by timer 1. Set the contents of this register through register A with the TV1A instruction.
- Timer control register V2  
Register V2 controls the timer 2 count source and the carrier wave generation function by timer. Set the contents of this register through register A with the TV2A instruction.

- Timer 2 carrier wave output function  
When to expand "H" interval of carrier wave is valid, set "1" or more to reload register R2H.
- Timer 1 and timer 2 carrier wave output function  
Count starts from the rising edge ② in Fig. 14 after the first falling edge of the count source, after timer 1 and timer 2 operations start ① in Fig. 14. Time to first underflow ③ in Fig. 14 is different from time among next underflow ④ in Fig. 14 by the timing to start the timer and count source operations after count starts.

#### (2) Precautions

Note the following for the use of timers.

- Count source  
Stop timer 1 or timer 2 counting to change its count source.
- Reading the count value  
Stop timer 1 or 2 counting and then execute the data read instruction (TAB1, TAB2) to read its data.
- Watchdog timer  
Be sure that the timing to execute the WRST instruction in order to operate WDT efficiently.
- Writing to reload register R1  
When writing data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.
- Timer 1 count operation  
When the bit 5 of the watchdog timer (WDT) is selected as the timer 1 count source, the error of maximum  $\pm 256 \mu\text{s}$  (at the minimum instruction execution time :  $8 \mu\text{s}$ ) is generated from timer 1 start until timer 1 underflow. When programming, be careful about this error.
- Stop of timer 2  
Avoid a timing when timer 2 underflows to stop timer 2.
- Writing to reload register R2H  
When writing data to reload register R2H while timer 2 is operating, avoid a timing when timer 2 underflows.



**Fig. 14 Count start time and count time when operation starts (T1, T2)**

**(3) Timer 1**

Timer 1 is an 8-bit binary down counter with the timer 1 reload register (R1).

When timer is stopped, data can be set simultaneously in timer 1 and the reload register (R1) with the T1AB instruction.

When timer is operating, data can be set to only reload register R1 with the T1AB instruction.

When setting the next count data to reload register R1 at operating, set data before timer 1 underflows.

Timer 1 starts counting after the following process;

- ① set data in timer 1,
- ② select the count source with the bit 1 of register V1, and
- ③ set the bit 0 of register V1 to "1."

Once count is started, when timer 1 underflows (the next count pulse is input after the contents of timer 1 becomes "0"), the timer 1 underflow flag (T1F) is set to "1," new data is loaded from reload register R1, and count continues (auto-reload function).

When a value set in reload register R1 is  $n$ , timer 1 divides the count source signal by  $n + 1$  ( $n = 0$  to 255).

When the bit 2 of register V1 is set to "1," the carrier wave output enable/disable interval of port CARR is alternately generated each timer 1 underflows (Figure 15).

Data can be read from timer 1 to registers A and B. When reading the data, stop the counter and then execute the TAB1 instruction.

**(4) Timer 2**

Timer 2 is an 8-bit binary down counter with the timer 2 reload registers (R2H and R2L).

Data can be set simultaneously in timer 2 and the reload register (R2L) with the T2AB instruction.

The contents of reload register (R2L) set with the T2AB instruction can be set again to timer 2 with the T2R2L instruction. Data can be set to reload register (R2H) with the T2HAB instruction.

Timer 2 starts counting after the following process;

- ① set data in timer 2,
- ② select the count source with the bit 1 of register V2, and
- ③ select the valid/invalid of the carrier wave generation function by bit 2 of register V1 (when this function is valid, select the valid/invalid of the carrier wave "H" interval expansion by bit 3), and
- ④ set the bit 0 of register V1 to "1."

When the carrier wave generation function is invalid ( $V2_2 = "0"$ ), the following operation is performed;

Once count is started, when timer 2 underflows (the next count pulse is input after the contents of timer 2 becomes "0"), the timer 2 underflow flag (T2F) is set to "1," new data is loaded from reload register R2L, and count continues (auto-reload function).

When a value set in reload register R2L is  $n$ , timer 2 divides the count source signal by  $n + 1$  ( $n = 0$  to 255).

When the carrier wave generation function is valid ( $V2_2 = "1"$ ), the carrier wave which has the "L" interval set to the reload register R2L and "H" interval set to the reload register R2H can be output (Figure 16).

After the count of the "L" interval of carrier wave is started, timer 2 underflows and the timer 2 underflow flag (T2F) is set

to "1". Then, the "H" interval data of carrier wave is reloaded from the reload register R2H, and count continues.

When timer underflows again after auto-reload, the T2F flag is set to "1". And then, the "L" interval data of carrier wave is reloaded from the reload register R2L, and count continues. After that, each timer underflows, data is reloaded from reload register R2H and R2L alternately.

When a value set in reload register R2H is  $n$ , "H" interval of carrier wave is as follows;

- ① When to expand "H" interval is invalid ( $V2_3 = "0"$ ),  
Count source  $X (n+1)$ ,  $n = 0$  to 255
- ② When to expand "H" interval is valid ( $V2_3 = "1"$ ),  
Count source  $X (n+1.5)$ ,  $n = 1$  to 255

When a value set in reload register R2L is  $m$ , "L" interval of carrier wave is as follows;

Count source  $X (m+1)$ ,  $m = 0$  to 255

Data can be read from timer 2 to registers A and B. When reading the data, stop the counter and then execute the TAB2 instruction.

**(5) Timer underflow flags (T1F, T2F)**

Timer 1 underflow flag or timer 2 underflow flag is set to "1" when the timer 1 or timer 2 underflows. The state of flags T1F and T2F can be examined with the skip instruction (SNZT1, SNZT2).

Flags T1F and T2F are cleared to "0" when the next instruction is skipped with a skip instruction.




Fig. 15 Port CARR output control by timer 1

- In this case, the following is set;
  - Timer 2 carrier wave generation function is valid (V22="1"),
  - "L" interval (0316) of carrier wave is set to reload register R2L
  - "H" interval (0216) of carrier wave is set to reload register R2H






Fig. 16 Carrier wave generation example by timer 2

- In this case, the following is set;
  - To expand "H" interval of carrier wave is invalid ( $V23 = "0"$ ),
  - Timer 2 carrier wave generation function is valid ( $V22 = "1"$ ),
  - Count source  $XIN/2$  selected ( $V21 = "1"$ ),
  - "L" interval (0316) of carrier wave is set to reload register R2L
  - "H" interval (0216) of carrier wave is set to reload register R2H



Notes 1: When the carrier wave generation function is valid ( $V22 = "1"$ ), avoid a timing when timer 2 underflows to stop timer 2. When the timer 2 count stop occurs at the same timing with the timer 2 underflows, hazard may occur in the carrier wave output waveform.

2: When the timer 2 is stopped during "H" output of carrier wave while the carrier wave generation function is valid, it is stopped after the "H" interval set by reload register R2H is output.

Fig. 17 Timer 2 count start/stop timing



## WATCHDOG TIMER

Watchdog timer provides a method to reset and restart the system when a program runs wild. Watchdog timer consists of 14-bit timer (WDT) and watchdog timer flags (WDF1, WDF2).

Watchdog timer downcounts the instruction clock (INSTCK) as the count source immediately after system is released from reset. When the timer WDT count value becomes  $0000_{16}$  and underflow occurs, the WDF1 flag is set to "1." Then, when the WRST instruction is not executed before the timer WDT counts 16383, WDF2 flag is set to "1" and internal reset signal is generated and system reset is performed.

Execute the WRST instruction at period of 16383 machine cycle or less to keep the microcomputer operation normal.

Timer WDT is also used for generation of oscillation stabilization time. When system is returned from reset and from RAM back-up mode by key-input, software starts after the stabilization oscillation time until timer WDT downcounts to  $3E00_{16}$  elapses.

- Watchdog timer  
Be sure that the timing to execute the WRST instruction in order to operate WDT efficiently.




Fig. 18 Watchdog timer function

## LOGIC OPERATION FUNCTION

The 4283 Group has the 4-bit logic operation function. The logic operation between the contents of register A and the low-order 4 bits of register E is performed and its result is stored in register A.

Each logic operation can be selected by setting logic operation selection register LO.

Set the contents of this register through register A with the TLOA instruction. The logic operation selected by register LO is executed with the LGOP instruction.

Table 5 shows the logic operation selection register LO.

Table 5 Logic operation selection register LO

Logic operation selection register LO		at reset : 00 <sub>2</sub>		at RAM back-up : 00 <sub>2</sub>	W
LO <sub>1</sub>	Logic operation selection bits	LO <sub>1</sub>	LO <sub>0</sub>	Logic operation function	
		0	0	Exclusive logic OR operation (XOR)	
		0	1	OR operation (OR)	
		1	0	AND operation (AND)	
LO <sub>0</sub>		1	1	Not available	

Note: "W" represents write enabled.

## RESET FUNCTION

The 4283 Group has the power-on reset circuit, though it does not have RESET pin. System reset is performed automatically at power-on, and software starts program from address 0 in page 0.

In order to make the built-in power-on reset circuit operate efficiently, set the voltage rising time until  $V_{DD} = 0$  to 2.2 V is obtained at power-on 1ms or less.

### Note on Power-on reset

Under the following condition, the system reset occurs by the built-in the power-on reset circuit of this product;

- when the supply voltage ( $V_{DD}$ ) rises from 0 V to 2.2 V, within 1 ms.

Also, note that system reset does not occur under the following conditions;

- when the supply voltage ( $V_{DD}$ ) rises from the voltage higher than 0V, or
- when it takes more than 1 ms for the supply voltage ( $V_{DD}$ ) to rise from 0 V to 2.2 V.




Fig. 19 Reset release timing




Fig. 20 Structure of reset pin and its peripherals, and power-on reset operation

### (1) Internal state at reset

Table 6 shows port state at reset, and Figure 21 shows internal state at reset (they are retained after system is released from reset).

The contents of timers, registers, flags and RAM except shown in Figure 21 are undefined, so set the initial value to them.

Table 6 Port state at reset

Name	State at reset
D0–D3	High impedance state
D4–D7	High impedance state (Pull-down transistor OFF)
G0–G3	High impedance state (Pull-down transistor OFF)
E0, E1	High impedance state (Pull-down transistor OFF)
CARR	"L" output

Note: The contents of all output latch is initialized to "0."

• Program counter (PC) .....	0 0 0 0 0 0 0 0 0 0 0 0 0 0
Address 0 in page 0 is set to program counter.	
• Power down flag (P) .....	0
• Timer 1 underflow flag (T1F) .....	0
• Timer 2 underflow flag (T2F) .....	0
• Timer control register V1 .....	0 0 0
• Timer control register V2 .....	0 0 0 0
• Port CARR output flag (CAR) .....	0
• Pull-down control register PU0 .....	0 0 0 0
• Pull-down control register PU1 .....	0 0 0 0
• Logic operation selection register LO .....	0 0
• Most significant ROM code reference enable flag (URS) .....	0
• Carry flag (CY) .....	0
• Register A .....	1 1 1 1
• Register B .....	1 1 1 1
• Register X .....	X X
• Register Y .....	X X X X
• Stack pointer (SP) .....	1 1

“X” represents undefined.

Fig. 21 Internal state at reset

## VOLTAGE DROP DETECTION CIRCUIT

The built-in voltage drop detection circuit is designed to detect a drop in voltage at operating and to reset the microcomputer if the supply voltage drops below the specified value (Typ. 1.50 V) or less.

The voltage drop detection circuit is stopped and power dissipation is reduced in the RAM back-up mode with the initialized CPU stopped.

### Note on voltage drop detection circuit

The voltage drop detection circuit detection voltage of this product is set up lower than the minimum value of the supply voltage of the recommended operating conditions.

A battery exchange of an application product is explained as an example.

The supply voltage falls below to the recommended operating voltage while CPU keeps active. Then, an unexpected oscillation-stop, which does not happen by POF instruction occurs before the supply voltage falls below to the detection voltage. In this time, even if the supply voltage re-goes up to the recommended operating voltage, since reset does not occur, MCU may not operate correctly.

Please confirm the oscillator you use and the frequency of system clock, and test the operation of your system sufficiently.




Fig. 23 VDD and VDET




Fig. 22 Voltage drop detection circuit operation waveform

## RAM BACK-UP MODE

The 4283 Group has the RAM back-up mode.

When the POF instruction is executed, system enters the RAM back-up state.

As oscillation stops retaining RAM, the functions and states of reset circuit at RAM back-up mode, power dissipation can be reduced without losing the contents of RAM. Table 7 shows the function and states retained at RAM back-up. Figure 24 shows the state transition.

### (1) Warm start condition

When the external wakeup signal is input after the system enters the RAM back-up state by executing the POF instruction, the CPU starts executing the software from address 0 in page 0. In this case, the P flag is "1."

### (2) Cold start condition

The CPU starts executing the software from address 0 in page 0 when any of the following conditions is satisfied .

- reset by power-on reset circuit is performed
- reset by watchdog timer is performed
- reset by voltage drop detection circuit is performed

In this case, the P flag is "0."

### (3) Identification of the start condition

Warm start (return from the RAM back-up state) or cold start (return from the normal reset state) can be identified by examining the state of the power down flag (P) with the SNZP instruction.


**Table 7 Functions and states retained at RAM back-up**

Function	RAM back-up
Program counter (PC), registers A, B, carry flag (CY), stack pointer (SP) (Note 2)	X
Contents of RAM	O
Port CARR	X
Ports D <sub>0</sub> –D <sub>7</sub>	O
Ports E <sub>0</sub> , E <sub>1</sub>	O
Port G	O
Timer control registers V1, V2	X
Pull-down control registers PU0, PU1	O
Logic operation selection register LO	X
Timer 1 function, Timer 2 function	X
Timer underflow flags (T1F, T2F)	X
Watchdog timer (WDT)	X
Watchdog timer flags (WDF1, WDF2)	X
Most significant ROM code reference enable flag (URS)	X


Notes 1: "O" represents that the function can be retained, and "X" represents that the function is initialized.

Registers and flags other than the above are undefined at RAM back-up, and set an initial value after returning.


2: The stack pointer (SP) points the level of the stack register and is initialized to "112" at RAM back-up.



**Fig. 24 State transition**



**Fig. 25 Set source and clear source of the P flag**



**Fig. 26 Start condition identified example using the SNZP instruction**

**(4) Return signal**

An external wakeup signal is used to return from the RAM back-up mode. Table 8 shows the return condition for each return source.

**Table 8 Return source and return condition**

Return source	Return condition	Remarks
Ports D4–D7	Return by an external “H” level input.	Only key-on wakeup function of the port whose pull-down transistor is turned ON by register PU1 is valid.
Ports E0, E1, G	Return by an external “H” level input.	Only key-on wakeup function of the port whose pull-down transistor is turned ON by register PU0 is valid.
Port E2	Return by an external “H” level input.	Key-on wakeup function is always valid.

**(5) Pull-down control register**

Registers PU0 and PU1 are 4-bit registers and control the ON/OFF of pull-down transistor and key-on wakeup function for ports E0, E1, G and ports D4–D7.

Set the contents of register PU0 or PU1 through register A with the TPU0A or TPU1A instruction, respectively.

**Table 9 Pull-down control registers**

Pull-down control register PU0		at reset : 0000 <sub>2</sub>		at RAM back-up : state retained	W
PU0 <sub>3</sub>	Ports G <sub>2</sub> , G <sub>3</sub> pull-down transistor control bit	0	Pull-down transistor OFF, key-on wakeup invalid		
		1	Pull-down transistor ON, key-on wakeup valid		
PU0 <sub>2</sub>	Ports G <sub>0</sub> , G <sub>1</sub> pull-down transistor control bit	0	Pull-down transistor OFF, key-on wakeup invalid		
		1	Pull-down transistor ON, key-on wakeup valid		
PU0 <sub>1</sub>	Port E <sub>1</sub> pull-down transistor control bit	0	Pull-down transistor OFF, key-on wakeup invalid		
		1	Pull-down transistor ON, key-on wakeup valid		
PU0 <sub>0</sub>	Port E <sub>0</sub> pull-down transistor control bit	0	Pull-down transistor OFF, key-on wakeup invalid		
		1	Pull-down transistor ON, key-on wakeup valid		

Pull-down control register PU1		at reset : 0000 <sub>2</sub>		at RAM back-up : state retained	W
PU1 <sub>3</sub>	Port D <sub>7</sub> pull-down transistor control bit	0	Pull-down transistor OFF, key-on wakeup invalid		
		1	Pull-down transistor ON, key-on wakeup valid		
PU1 <sub>2</sub>	Port D <sub>6</sub> pull-down transistor control bit	0	Pull-down transistor OFF, key-on wakeup invalid		
		1	Pull-down transistor ON, key-on wakeup valid		
PU1 <sub>1</sub>	Port D <sub>5</sub> pull-down transistor control bit	0	Pull-down transistor OFF, key-on wakeup invalid		
		1	Pull-down transistor ON, key-on wakeup valid		
PU1 <sub>0</sub>	Port D <sub>4</sub> pull-down transistor control bit	0	Pull-down transistor OFF, key-on wakeup invalid		
		1	Pull-down transistor ON, key-on wakeup valid		

Note: “W” represents write enabled.

## CLOCK CONTROL

The clock control circuit consists of the following circuits.

- System clock generating circuit
- Control circuit to stop the clock oscillation
- Control circuit to return from the RAM back-up state




Fig. 27 Clock control circuit structure

System clock signal  $f(X_{IN})$  is obtained by externally connecting a ceramic resonator. Connect this external circuit to pins X<sub>IN</sub> and X<sub>OUT</sub> at the shortest distance as shown Figure 28.

A feedback resistor is built-in between X<sub>IN</sub> pin and X<sub>OUT</sub> pin.




Fig. 28 Ceramic resonator external circuit

## LIST OF PRECAUTIONS

### ① Noise and latch-up prevention

Connect a capacitor on the following condition to prevent noise and latch-up;

- connect a bypass capacitor (approx. 0.01  $\mu$ F) between pins V<sub>DD</sub> and V<sub>SS</sub> at the shortest distance,
- equalize its wiring in width and length, and
- use the thickest wire.
- Port E2 is also used as V<sub>PP</sub> pin. Connect this pin to V<sub>SS</sub> through the resistor about 5k $\Omega$  which is assigned to E2/V<sub>PP</sub> pin as close as possible at the shortest distance.

### ② Register initial values 1

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register D (3 bits)
- Register E (8 bits)

### ③ Register initial values 2

The initial value of the following registers are undefined at RAM backup. After system is returned from RAM back-up, set initial values.

- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

### ④ Stack registers (SKs)

Stack registers (SKs) are four identical registers, so that subroutines can be nested up to 4 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together.

### ⑤ Notes on unused pins

Pin	Connection	Usage condition
D <sub>0</sub> –D <sub>3</sub>	Open.	
	Connect to V <sub>DD</sub> .	
D <sub>4</sub> –D <sub>7</sub>	Open (Set the output latch to "1").	Pull-down transistor OFF.
	Open (Set the output latch to "0").	
	Connect to V <sub>DD</sub> .	Pull-down transistor OFF.
E <sub>0</sub> , E <sub>1</sub>	Open (Set the output latch to "1").	Pull-down transistor OFF.
	Open (Set the output latch to "0").	
	Connect to V <sub>DD</sub> .	Pull-down transistor OFF.
E <sub>2</sub>	Open.	
	Connect to V <sub>SS</sub> .	
G <sub>0</sub> –G <sub>3</sub>	Open (Set the output latch to "1").	Pull-down transistor OFF.
	Open (Set the output latch to "0").	
	Connect to V <sub>DD</sub> .	Pull-down transistor OFF.
CARR	Open.	

(Note when connecting to V<sub>SS</sub> and V<sub>DD</sub>)

- Connect the unused pins to V<sub>SS</sub> and V<sub>DD</sub> at the shortest distance and use the thick wire against noise.

### ⑥ Timer

- Count source  
Stop timer 1 or timer 2 counting to change its count source.
- Reading the count value  
Stop timer 1 or 2 counting and then execute the data read instruction (TAB1, TAB2) to read its data.
- Watchdog timer  
Be sure that the timing to execute the WRST instruction in order to operate WDT efficiently.
- Writing to reload register R1  
When writing data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.
- Timer 1 count operation  
When the bit 5 of the watchdog timer (WDT) is selected as the timer 1 count source, the error of maximum  $\pm 256 \mu$ s (at the minimum instruction execution time : 8  $\mu$ s) is generated from timer 1 start until timer 1 underflow. When programming, be careful about this error.
- Stop of timer 2  
Avoid a timing when timer 2 underflows to stop timer 2.
- Writing to reload register R2H  
When writing data to reload register R2H while timer 2 is operating, avoid a timing when timer underflows.
- Timer 2 carrier wave output function  
When to expand "H" interval of carrier wave is valid, set "1" or more to reload register R2H.
- Timer 1 and timer 2 carrier wave output function  
Count starts from the rising edge ② in Fig. 29 after the first falling edge of the count source, after timer 1 and timer 2 operations start ① in Fig. 29.  
Time to first underflow ③ in Fig. 29 is different from time among next underflow ④ in Fig. 29 by the timing to start the timer and count source operations after count starts.




Fig. 29 Count start time and count time when operation starts (T1, T2)

### ⑦ Program counter

Make sure that the program counter does not specify after the last page of the built-in ROM.

### ⑧ Power-on reset

Under the following condition, the system reset occurs by the built-in the power-on reset circuit of this product;

- when the supply voltage (VDD) rises from 0 V to 2.2 V, within 1 ms.
- Also, note that system reset does not occur under the following conditions;
- when the supply voltage (VDD) rises from the voltage higher than 0V, or
  - when it takes more than 1 ms for the supply voltage (VDD) to rise from 0 V to 2.2 V.

### ⑨ Voltage drop detection circuit

The voltage drop detection circuit detection voltage of this product is set up lower than the minimum value of the supply voltage of the recommended operating conditions.

A battery exchange of an application product is explained as an example.

The supply voltage falls below to the recommended operating voltage while CPU keeps active. Then, an unexpected oscillation-stop, which does not happen by POF instruction occurs before the supply voltage falls below to the detection voltage. In this time, even if the supply voltage re-goes up to the recommended operating voltage, since reset does not occur, MCU may not operate correctly.

Please confirm the oscillator you use and the frequency of system clock, and test the operation of your system sufficiently.




Fig. 30 VDD and VDET

### ⑩ Note on Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.

In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.

### ⑪ Note on product shipped in blank

As for the product shipped in blank, Renesas does not perform the writing test to user ROM area after the assembly process though the QzROM writing test is performed enough before the assembly process. Therefore, a writing error of approx. 0.1 % may occur.

Moreover, please note the contact of cables and foreign bodies on a socket, etc. because a writing environment may cause some writing errors.

### ⑫ QzROM

- (1) Be careful not to apply overvoltage to MCU. The contents of QzROM may be overwritten because of overvoltage. Take care especially at turning on the power.
- (2) As for the product shipped in blank, Renesas does not perform the writing test to user ROM area after the assembly process though the QzROM writing test is performed enough before the assembly process. Therefore, a writing error of approx. 0.1 % may occur. Moreover, please note the contact of cables and foreign bodies on a socket, etc. because a writing environment may cause some writing errors.

### ⑬ Notes On ROM Code Protect

(QzROM product shipped after writing)

As for the QzROM product shipped after writing, the ROM code protect is specified according to the ROM option setup data in the mask file which is submitted at ordering.

The ROM option setup data in the mask file is "0016" for protect enabled or "FF16" for protect disabled.

Note that the mask file which has nothing at the ROM option data or has the data other than "0016" and "FF16" can not be accepted.



## INSTRUCTIONS

The 4283 Group has the 68 instructions. Each instruction is described as follows;

- (1) List of instruction function
- (2) Machine instructions (index by alphabet)
- (3) Machine instructions (index by function)
- (4) Instruction code table


## SYMBOL

The symbols shown below are used in the following list of instruction function and the machine instructions.

Symbol	Contents	Symbol	Contents
A	Register A (4 bits)	D	Port D (8 bits)
B	Register B (4 bits)	E	Port E (3 bits)
DR	Register D (3 bits)	G	Port G (4 bits)
ER	Register E (8 bits)	CARR	Port CARR (1 bit)
V1	Timer control register V1 (3 bits)	CAR	CAR flag (1 bit)
V2	Timer control register V2 (4 bits)	x	Hexadecimal variable
PU0	Pull-down control register PU0 (4 bits)	y	Hexadecimal variable
PU1	Pull-down control register PU1 (4 bits)	p	Hexadecimal variable
LO	Logic operation selection register LO (2 bits)	n	Hexadecimal constant which represents the immediate value
X	Register X (2 bits)	j	Hexadecimal constant which represents the immediate value
Y	Register Y (4 bits)	A3A2A1A0	Binary notation of hexadecimal variable A (same for others)
DP	Data pointer (6 bits) (It consists of registers X and Y)	←	Direction of data movement
PC	Program counter (11 bits)	↔	Data exchange between a register and memory
PC <sub>H</sub>	High-order 4 bits of program counter	?	Decision of state shown before “?”
PC <sub>L</sub>	Low-order 7 bits of program counter	( )	Contents of registers and memories
SK	Stack register (11 bits X 4)	—	Negate, Flag unchanged after executing instruction
SP	Stack pointer (2 bits)	M(DP)	RAM address pointed by the data pointer
CY	Carry flag	a	Label indicating address a <sub>6</sub> a <sub>5</sub> a <sub>4</sub> a <sub>3</sub> a <sub>2</sub> a <sub>1</sub> a <sub>0</sub>
R1	Timer 1 reload register	p, a	Label indicating address a <sub>6</sub> a <sub>5</sub> a <sub>4</sub> a <sub>3</sub> a <sub>2</sub> a <sub>1</sub> a <sub>0</sub> in page p <sub>3</sub> p <sub>2</sub> p <sub>1</sub> p <sub>0</sub>
T1	Timer 1	C	Hex. number C + Hex. number x (also same for others)
T1F	Timer 1 underflow flag	+	
R2H	Timer 2 reload register	x	
R2L	Timer 2 reload register		
T2	Timer 2		
T2F	Timer 2 underflow flag		
WDT	Watchdog timer		
WDF1	Watchdog timer flag 1		
WDF2	Watchdog timer flag 2		
URS	Most significant ROM code reference enable flag		
P	Power down flag		
STCK	System clock		
INSTCK	Instruction clock		

Note : The 4283 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes “1” if the TABP p, RT, or RTS instruction is skipped.

## LIST OF INSTRUCTION FUNCTION

Grouping	Mnemonic	Function	Page		Grouping	Mnemonic	Function	Page
Register to register transfer	TAB	(A) ← (B)	40	Arithmetic operation	LA n	(A) ← n n = 0 to 15	33	
	TBA	(B) ← (A)	42		TABP p	(SP) ← (SP) + 1 (SK(SP)) ← (PC) (PC <sub>H</sub> ) ← p p=0 to 15 (PC <sub>L</sub> ) ← (DR <sub>2</sub> –DR <sub>0</sub> , A <sub>3</sub> –A <sub>0</sub> ) When URS=0 (B) ← (ROM(PC)) <sub>7 to 4</sub> (A) ← (ROM(PC)) <sub>3 to 0</sub> When URS=1 (CY) ← (ROM(PC)) <sub>8</sub> (B) ← (ROM(PC)) <sub>7 to 4</sub> (A) ← (ROM(PC)) <sub>3 to 0</sub> (PC) ← (SK(SP)) (SP) ← (SP) – 1	41	
	TAY	(A) ← (Y)	42		AM	(A) ← (A) + (M(DP))	29	
	TYA	(Y) ← (A)	44		AMC	(A) ← (A) + (M(DP)) + (CY) (CY) ← Carry	29	
	TEAB	(ER <sub>7</sub> –ER <sub>4</sub> ) ← (B) (ER <sub>3</sub> –ER <sub>0</sub> ) ← (A)	43		A n	(A) ← (A) + n n = 0 to 15	29	
	TABE	(B) ← (ER <sub>7</sub> –ER <sub>4</sub> ) (A) ← (ER <sub>3</sub> –ER <sub>0</sub> )	41		SC	(CY) ← 1	37	
	TDA	(DR <sub>2</sub> –DR <sub>0</sub> ) ← (A <sub>2</sub> –A <sub>0</sub> )	42		RC	(CY) ← 0	35	
RAM addresses	LXY x, y	(X) ← x, x = 0 to 3 (Y) ← y, y = 0 to 15	33		SZC	(CY) = 0 ?	39	
	INY	(Y) ← (Y) + 1	33		CMA	(A) ← (A̅)	32	
	DEY	(Y) ← (Y) – 1	32		RAR		35	
RAM to register transfer	TAM j	(A) ← (M(DP)) (X) ← (X) EXOR(j) j = 0 to 3	42		LGOP	Logic operation instruction XOR, OR, AND	33	
	XAM j	(A) ↔ (M(DP)) (X) ← (X) EXOR(j) j = 0 to 3	45	Bit operation	SB j	(M <sub>j</sub> (DP)) ← 1 j = 0 to 3	36	
	XAMD j	(A) ↔ (M(DP)) (X) ← (X) EXOR(j) j = 0 to 3 (Y) ← (Y) – 1	45		RB j	(M <sub>j</sub> (DP)) ← 0 j = 0 to 3	35	
	XAMI j	(A) ↔ (M(DP)) (X) ← (X) EXOR(j) j = 0 to 3 (Y) ← (Y) + 1	45		SZB j	(M <sub>j</sub> (DP)) = 0 ? j = 0 to 3	39	

Grouping	Mnemonic	Function	Page		Grouping	Mnemonic	Function	Page
Comparison operation	SEAM	(A) = (M(DP)) ?	38	Timer operation	TV1A	(V12–V10) ← (A2–A0)	44	
	SEA n	(A) = n ? n = 0 to 15	37		TAB1	(B) ← (T17–T14) (A) ← (T13–T10)	41	
Branch operation	B a	(PCL) ← a6–a0	29		T1AB	at timer 1 stop (V10=0): (R17–R14) ← (B) (T17–T14) ← (B) (R13–R10) ← (A) (T13–T10) ← (A) at timer 1 operating (V10=1): (R17–R14) ← (B) (R13–R10) ← (A)	39	
	BL p, a	(PCH) ← p (PCL) ← a6–a0	30		SNZT1	(T1F) = 1 ? (T1F) ← 0	38	
	BA a	(PCL) ← (a6–a4, A3–A0)	30		TV2A	(V23–V20) ← (A3–A0)	44	
	BLA p, a	(PCH) ← p (PCL) ← (a6–a4, A3–A0)	30		TAB2	(B) ← (T27–T24) (A) ← (T23–T20)	41	
Subroutine operation	BM a	(SP) ← (SP) + 1 (SK(SP)) ← (PC) (PCH) ← 2 (PCL) ← a6–a0	30		T2AB	(R2L7–R2L4) ← (B) (T27–T24) ← (B) (R2L3–R2L0) ← (A) (T23–T20) ← (A)	40	
	BML p, a	(SP) ← (SP) + 1 (SK(SP)) ← (PC) (PCH) ← p p= 0 to 15 (PCL) ← a6–a0	31		T2HAB	(R2H7–R2H4) ← (B) (R2H3–R2H0) ← (A)	40	
	BMLA p, a	(SP) ← (SP) + 1 (SK(SP)) ← (PC) (PCH) ← p p= 0 to 15 (PCL) ← (a6–a4, A3–A0)	31		T2R2L	(T27–T24) ← (R2L7–R2L4) (T23–T20) ← (R2L3–R2L0)	40	
Return operation	RT	(PC) ← (SK(SP)) (SP) ← (SP) – 1	36		SNZT2	(T2F) = 1 ? (T2F) ← 0	38	
	RTS	(PC) ← (SK(SP)) (SP) ← (SP) – 1	36					

**LIST OF INSTRUCTION FUNCTION (CONTINUED)**

Grouping	Mnemonic	Function	Page
Input/Output operation	CLD	$(D) \leftarrow 0$	31
	RD	$(D(Y)) \leftarrow 0$ $(Y) = 0 \text{ to } 7$	36
	SD	$(D(Y)) \leftarrow 1$ $(Y) = 0 \text{ to } 7$	37
	SZD	$(D(Y)) = 0 ?$ $(Y) = 4 \text{ to } 7$	39
	OEA	$(E_1, E_0) \leftarrow (A_1, A_0)$	34
	IAE	$(A_2-A_0) \leftarrow (E_2-E_0)$	32
	OGA	$(G) \leftarrow (A)$	34
	IAG	$(A) \leftarrow (G)$	32
Carrier wave control operation	SCAR	$(CAR) \leftarrow 1$	37
	RCAR	$(CAR) \leftarrow 0$	35
Other operation	NOP	$(PC) \leftarrow (PC) + 1$	34
	POF	RAM back-up	34
	SNZP	$(P) = 1 ?$	38
	CCK	STCK changes to $f(X_{IN})$	31
	TLOA	$(LO_1, LO_0) \leftarrow (A_1, A_0)$	43
	URSC	$(URS) \leftarrow 1$	44
	TPU0A	$(PU_{03}-PU_{00}) \leftarrow (A_3-A_0)$	43
	TPU1A	$(PU_{13}-PU_{10}) \leftarrow (A_3-A_0)$	43
	WRST	$(WDF1) \leftarrow 0$	45

## MACHINE INSTRUCTIONS (INDEX BY ALPHABET)

### A n (Add n and accumulator)

Instruction code	D8										D0			Number of words	Number of cycles	Flag CY	Skip condition		
	0	1	0	1	0	n3	n2	n1	n0	2			0					A	n
																1	1	–	Overflow = 0
Operation:	(A) ← (A) + n n = 0 to 15															<b>Grouping:</b> Arithmetic operation			
																<b>Description:</b> Adds the value n in the immediate field to register A. The contents of carry flag CY remains unchanged. Skips the next instruction when there is no overflow as the result of operation.			

### AM (Add accumulator and Memory)

Instruction code	D8									D0			Number of words	Number of cycles	Flag CY	Skip condition	
	0	0	0	0	0	1	0	1	0	2	0	0					A
														1	1	–	–
Operation:	(A) ← (A) + (M(DP))													Grouping: Arithmetic operation			
														Description: Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY remains unchanged.			

### AMC (Add accumulator, Memory and Carry)

Instruction code	D8										D0				Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	0	1	0	1	1	2				0				
Operation:	(A) ← (A) + (M(DP)) + (CY)										Grouping:	Arithmetic operation						
	(CY) ← Carry											Description:	Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY.					

### B a (Branch to address a)

Instruction code											D8		D0							Number of words		Number of cycles		Flag CY	Skip condition									
											1		1	a6	a5	a4	a3	a2	a1	a0	2		1	8+a	a	16		1	1	-	-			
Operation:											(PCL) ← a6-a0											Grouping:		Branch operation										
																						Description:		Branch within a page : Branches to address a in the identical page.										

**BA a** (Branch to address a + Accumulator)

Instruction code	D8									D0				Number of words	Number of cycles	Flag CY	Skip condition	
	0	0	0	0	0	0	0	0	1	2	0	0	1					16
	1	1	a6	a5	a4	a3	a2	a1	a0		2	1	8 +a					
Operation: (PCL) ← a6–a4, A3–A0														Grouping: Branch operation				
														Description: Branch within a page : Branches to address (a6 a5 a4 A3 A2 A1 A0) determined by replacing the low-order 4 bits of the address a in the identical page with register A.				

**BL p, a** (Branch Long to address a in page p)

Instruction code	D8									D0				Number of words			Number of cycles		Flag CY	Skip condition
	0	0	0	1	1	p3	p2	p1	p0	2	0	3	p	16	2	2	—	—		
	1	1	a6	a5	a4	a3	a2	a1	a0	2	1	8	+a	a	16					
<b>Operation:</b> (PCH) ← (P) (PCL) ← a6–a0																				
<b>Grouping:</b> Branch operation																				
<b>Description:</b> Branch out of a page : Branches to address a in page p.																				
<b>Note:</b> p is 0 to 15.																				

**BLA p, a** (Branch Long to address a in page p)

Instruction code	D8									D0							Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	1	0	0	0	0			0	1	0	2	2	—	—		
	1	1	a6	a5	a4	p3	p2	p1	p0			1	8 +a	p	16					
<b>Operation:</b> (PCH) ← (P) (PCL) ← (a6–a4, A3–A0)																				
<b>Grouping:</b> Branch operation																				
<b>Description:</b> Branch within a page : Branches to address (a6 a5 a4 A3 A2 A1 A0) determined by replacing the low-order 4 bits of the address a in page p with register A.																				
<b>Note:</b> p is 0 to 15.																				

**BM a** (Branch and Mark to address a in page 2)

Instruction code	D8								D0								Number of words	Number of cycles	Flag CY	Skip condition	
	1	0	a6	a5	a4	a3	a2	a1	a0	2	1	a	a	16							
																		1	1	—	—
<b>Operation:</b> (SK(SP)) ← (PC) (SP) ← (SP) + 1 (PCH) ← 2 (PCL) ← a6–a0																		<b>Grouping:</b> Subroutine call operation			
																		<b>Description:</b> Call the subroutine in page 2 : Calls the subroutine at address a in page 2.			

**BML p, a** (Branch and Mark Long to address a in page p)

Instruction code	D8	D0	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 1 1 1 p <sub>3</sub> p <sub>2</sub> p <sub>1</sub> p <sub>0</sub> <sub>2</sub>	0 7 p <sub>16</sub>	2	2	—	—
	1 0 a <sub>6</sub> a <sub>5</sub> a <sub>4</sub> a <sub>3</sub> a <sub>2</sub> a <sub>1</sub> a <sub>0</sub> <sub>2</sub>	1 a a <sub>16</sub>				
<b>Operation:</b> (SK(SP)) ← (PC) (SP) ← (SP) + 1 (PCH) ← p (PCL) ← a <sub>6</sub> –a <sub>0</sub>						
<b>Grouping:</b> Subroutine call operation						
<b>Description:</b> Call the subroutine : Calls the subroutine at address a in page p.						
<b>Note:</b> p is 0 to 15.						

**BMLA p, a** (Branch and Mark Long to address a in page p)

Instruction code	D8	D0	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 1 0 1 0 0 0 0 <sub>2</sub>	0 5 0 <sub>16</sub>	2	2	—	—
	1 0 a <sub>6</sub> a <sub>5</sub> a <sub>4</sub> p <sub>3</sub> p <sub>2</sub> p <sub>1</sub> p <sub>0</sub> <sub>2</sub>	1 a p <sub>16</sub>				
<b>Operation:</b> (SK(SP)) ← (PC) (SP) ← (SP) + 1 (PCH) ← p (PCL) ← (a <sub>6</sub> –a <sub>4</sub> , A <sub>3</sub> –A <sub>0</sub> )						
<b>Grouping:</b> Subroutine call operation						
<b>Description:</b> Call the subroutine : Calls the subroutine at address (a <sub>6</sub> a <sub>5</sub> a <sub>4</sub> A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub> ) determined by replacing the low-order 4 bits of address a in page p with register A.						
<b>Note:</b> p is 0 to 15.						

**CCK** (Change system Clock to f(XIN))

Instruction code	D8	D0	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 1 0 1 1 0 0 1 <sub>2</sub>	0 5 9 <sub>16</sub>	1	1	—	—
<b>Operation:</b> Change to STCK = f(XIN)						
<b>Grouping:</b> Other operation						
<b>Description:</b> Changes system clock (STCK) from f(XIN)/8 to f(XIN). Execute this instruction at address 0 in page 0.						

**CLD** (Clear port D)

Instruction code	D8	D0	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 1 0 0 0 1 <sub>2</sub>	0 1 1 <sub>16</sub>	1	1	—	—
<b>Operation:</b> (D) ← 1						
<b>Grouping:</b> Input/Output operation						
<b>Description:</b> Clears (0) to port D (high-impedance state).						

**CMA (CoMplement of Accumulator)**

Shift (Complement of Accumulator)																			
Instruction code	D8								D0						Number of words	Number of cycles	Flag CY	Skip condition	
	0	0	0	0	1	1	1	0	0	<sub>2</sub>			0	1	C	<sub>16</sub>	1	1	–
<b>Operation:</b> $(A) \leftarrow \overline{(A)}$															<b>Grouping:</b>	Arithmetic operation			
															<b>Description:</b>	Stores the one's complement for register A's contents in register A.			

**DEY (DEcrement register Y)**

Instruction code											D8		D0				Number of words		Number of cycles		Flag CY		Skip condition							
											0	0	0	0	1	0	1	1	1	2		0	1	7	16		1	1	–	(Y) = 15
Operation:											(Y) ← (Y) – 1											Grouping:		RAM addresses						
																						Description:		Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped.						

**IAE (Input Accumulator from port E)**

Instruction code	D8 <span style="float:right">D0</span>										Number of words	Number of cycles	Flag CY	Skip condition			
	0	0	1	0	1	0	1	1	0	<sub>2</sub>	0	5	6	<sub>16</sub>	1	1	–
Operation: (A2–A0) ← (E2–E0)											Grouping: Input/Output operation						
											Description: Transfers the contents of port E to register A.						

**IAG (Input Accumulator from port G)**

Instruction code											D8				D0				Number of words		Number of cycles		Flag CY		Skip condition					
											0	0	0	1	0	1	0	0	0	2		0	2	8	16		1	1	–	–
Operation: (A) ← (G)															Grouping: Input/Output operation															
															Description: Transfers the contents of port G to register A.															



**INY (INcrement register Y)**

Instruction code	D8										D0				Number of words	Number of cycles	Flag CY	Skip condition				
	0	0	0	0	1	0	0	1	1		0	1	3									
															2	16	1	1	–	(Y) = 0		
Operation:	(Y) ← (Y) + 1														Grouping: RAM addresses				Description: Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped.			

**LA n (Load n in Accumulator)**

LAW (Load n into Accumulator)																						
Instruction code	D8								D0							Number of words	Number of cycles	Flag CY	Skip condition			
	0	1	0	1	1	n3	n2	n1	n0	2	0	B	n	16	1	1	—	Continuous description				
Operation:	(A) ← n n = 0 to 15														Grouping:				Arithmetic operation			
															Description:				Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped.			

**LGOP (LoGic OPeration between accumulator and register E)**

Instruction code	D8								D0							Number of words	Number of cycles	Flag CY	Skip condition
	0	0	1	0	0	0	0	0	1	2		0	4	1	16		1	1	—
Operation: Logic operation XOR, OR, AND															Grouping: Arithmetic operation				
															Description: Executes the logic operation selected by logic operation selection register LO between the contents of register A and register E, and stores the result in register A.				

**LXY x, y (Load register X and Y with x and y)**

Instruction code															D8				D0				Number of words				Number of cycles				Flag CY				Skip condition																																																			
															0				1				1				x1				x0				y3				y2				y1				y0				2				0				C+x				y				16				1				1				-				Continuous description			
Operation:															(X) ← x, x = 0 to 3															Grouping:															RAM addresses																																									
															(Y) ← y, y = 0 to 15															Description:															Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continuously are skipped.																																									

**NOP** (No OPeration)

Instruction code	D8	D0		Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	1	1	–	–
<b>Operation:</b> $(PC) \leftarrow (PC) + 1$				<b>Grouping:</b> Other operation			
				<b>Description:</b> No operation			

**OEA** (Output port E from Accumulator)

Instruction code	D8	D0		Number of words	Number of cycles	Flag CY	Skip condition
	0	1	0	1	1	–	–
<b>Operation:</b> $(E1, E0) \leftarrow (A1, A0)$				<b>Grouping:</b> Input/Output operation			
				<b>Description:</b> Outputs the contents of register A to port E.			

**OGA** (Output port G from Accumulator)

Instruction code	D8	D0		Number of words	Number of cycles	Flag CY	Skip condition
	0	1	0	1	1	–	–
<b>Operation:</b> $(G) \leftarrow (A)$				<b>Grouping:</b> Input/Output operation			
				<b>Description:</b> Outputs the contents of register A to port G.			

**POF** (Power OFF1)

Instruction code	D8	D0		Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	1	1	–	–
<b>Operation:</b> RAM back-up				<b>Grouping:</b> Other operation			
				<b>Description:</b> Puts the system in RAM back-up state.			

**RAR (Rotate Accumulator Right)**

Instruction code	D8									D0				Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	1	1	1	0	1	2	0	1	D	16	1	1	0/1
Operation: <div><div>→</div><div>CY</div><div>→</div><div>A3A2A1A0</div><div></div></div>														Grouping: Arithmetic operation			
														Description: Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right.			

**RB j (Reset Bit)**

Instruction code														D8										D0										Number of words										Number of cycles										Flag CY										Skip condition																																																																																																																																	
														0										0										1										0										0										1										1										j1										j0										2										0										4										C+j										16										1										1										-										-									
Operation:														(Mj(DP)) ← 0														j = 0 to 3														Grouping:														Bit operation														Description:														Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).																																																																																																													

**RC (Reset Carry flag)**

Instruction code	D8									D0						Number of words	Number of cycles	Flag CY	Skip condition		
	0	0	0	0	0	0	1	1	0	2			0	0	6	16			1	1	0
Operation: (CY) ← 0															Grouping: Arithmetic operation						
															Description: Clears (0) to carry flag CY.						

**RCAR (Reset CAR flag)**

Instruction code														D8				D0				Number of words		Number of cycles		Flag CY		Skip condition																			
														0				1				0				1		0		2		0		8		6		16		1		1		-		-	
Operation:														(CAR) ← 0														Grouping: Carrier wave control operation																			
																												Description: Clears (0) to port CARR output flag.																			

**RD** (Reset port D specified by register Y)

Instruction code	D8										D0				Number of words	Number of cycles	Flag CY	Skip condition					
	0	0	0	0	1	0	1	0	0	2				0					1	4	16		
																1	1	–	–				
Operation:	(D(Y)) ← 0															Grouping:				Input/Output operation			
	However, (Y) = 0 to 7															Description:				Clears (0) to a bit of port D specified by register Y (high-impedance state).			

**RT** (ReTurn from subroutine)

R1 (No Run from Subroutine)																						
Instruction code	D8									D0							Number of words	Number of cycles	Flag CY	Skip condition		
	0	0	1	0	0	0	1	0	0	0	4	4	16									
	0	0	1	0	0	0	1	0	0	2	0	4	4	16	1	2	—	—				
Operation:	(SP) ← (SP) – 1 (PC) ← (SK(SP))														Grouping: Return operation				Description: Returns from subroutine to the routine called the subroutine.			

**RTS** (ReTurn from subroutine and Skip)

Instruction code	D8								D0						Number of words	Number of cycles	Flag CY	Skip condition					
	0	0	1	0	0	0	1	0	1				0	4	5	1	2	–	Skip at uncondition				
Operation:	(SP) ← (SP) – 1 (PC) ← (SK(SP))													Grouping: Return operation									
														Description: Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition.									

**SB j** (Set Bit)

Instruction code	D8										D0					Number of words	Number of cycles	Flag CY	Skip condition
	0	0	1	0	1	1	1	j1	j0	2	0	5	C+j	16					
															1	1	—	—	
<b>Operation:</b> (Mj(DP)) ← 0 j = 0 to 3															<b>Grouping:</b> Bit operation				
															<b>Description:</b> Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).				

**SC (Set Carry flag)**

Instruction code	D8										D0				Number of words		Number of cycles		Flag CY	Skip condition
	0	0	0	0	0	0	1	1	1	2	0	0	7	16	1	1	1	—		
Operation: (CY) ← 1															Grouping: Arithmetic operation					
															Description: Sets (1) to carry flag CY.					

**SCAR (Set CAR flag)**

CARR (Carrier flag)																		
Instruction code	D8									D0					Number of words	Number of cycles	Flag CY	Skip condition
	0	1	0	0	0	0	1	1	1	2	0	8	7	16				
															1	1	—	—
<b>Operation:</b> (CAR) ← 1															<b>Grouping:</b> Carrier wave control operation			
															<b>Description:</b> Sets (1) to port CARR output flag (CAR).			

**SD (Set port D specified by register Y)**

Instruction code	D8									D0							Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	1	0	1	0	1			0	1	5	1	1	–	–		
																	Grouping:	Input/Output operation		
Operation:																		Description:	Sets (1) to a bit of port D specified by register Y.	
(D(Y)) ← 1																				
(Y) = 0 to 7																				

**SEA n (Skip Equal, Accumulator with immediate data n)**

Instruction code	D8									D0						Number of words	Number of cycles	Flag CY	Skip condition			
	0	0	0	1	0	0	1	0	1			0	2	5	2	2	—	(A) = n, n = 0 to 15				
	0	1	0	1	1	n3	n2	n1	n0			0	B	n								
<b>Operation:</b> (A) = n ? n = 0 to 15															<b>Grouping:</b> Comparison operation				<b>Description:</b> Skips the next instruction when the contents of register A is equal to the value n in the immediate field.			

**SEAM** (Skip Equal, Accumulator with Memory)

Instruction code	D8								D0							Number of words	Number of cycles	Flag CY	Skip condition				
	0	0	0	1	0	0	1	1	0	2				0	2	6	16			1	1	–	(A) = (M(DP))
Operation: (A) = (M(DP)) ?															Grouping:		Comparison operation						
															Description:		Skips the next instruction when the contents of register A is equal to the contents of M(DP).						

**SNZP** (Skip if Non Zero condition of Power down flag)

ONZ (Skip if Non Zero condition of P lower down flag)																	
Instruction code	D8								D0		Number of words	Number of cycles	Flag CY	Skip condition			
	0	0	0	0	0	0	0	1	1	2					0	0	3
											1		1		–		(P) = 1
<b>Operation:</b> (P) = 1 ?															<b>Grouping:</b> Other operation		
															<b>Description:</b> Skips the next instruction when P flag is “1”. After skipping, P flag remains unchanged.		

**SNZT1** (Skip if Non Zero condition of Timer 1 underflow flag)

CHT1F (Clear on Non-Zero Execution of Timer 1 and on Overflow flag)																		
Instruction code	D8								D0				Number of words	Number of cycles	Flag CY	Skip condition		
	0	0	1	0	0	0	0	1	0	2	0	4					2	16
														1	1	—	(T1F) = 1	
Operation:	(T1F) = 1 ?													Grouping:	Timer operation			
	(T1F) ← 0														Description:	Clears T1F flag and skips the next instruction when the contents of T1F flag is "1."		

**SNZT2** (Skip if Non Zero condition of Timer 2 interrupt request flag)

ONET2 (Skip if Non-Zero Condition of Timer 2 Interrupt Request flag)														Number of words				Number of cycles				Flag CY				Skip condition							
Instruction code		D8								D0																							
		0		0		1		0		1		0		0		1		0						0		5		2					

**SZB j** (Skip if Zero, Bit)

Instruction code	D8								D0		Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	1	0	0	0	j <sub>1</sub>	j <sub>0</sub>	2				
											1	1	—	(Mj(DP)) = 0 j = 0 to 3
Operation:	(Mj(DP)) = 0 ? j = 0 to 3										Grouping: Bit operation			
											Description: Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is “0.”			

**SZC** (Skip if Zero, Carry flag)

020 (Skip if Zero, Carry flag)																							
Instruction code	D8								D0														
	0	0	0	1	0	1	1	1	1	0	2	F											
									2							16							
																Number of words		Number of cycles		Flag CY		Skip condition	
																1		1		–		(CY) = 0	
Operation: (CY) = 0 ?															Grouping: Arithmetic operation								
															Description: Skips the next instruction when the contents of carry flag CY is "0."								

**SZD** (Skip if Zero, port D specified by register Y)

Instruction code	D8								D0							Number of words	Number of cycles	Flag CY	Skip condition			
	0	0	0	1	0	0	1	0	0	2		0	2	4	16		2	2	—	(D(Y)) = 0 (Y) = 4 to 7		
	0	0	0	1	0	1	0	1	1	2		0	2	B	16							
Operation: (D(Y)) = 0 ? (Y) = 4 to 7															Grouping: Input/Output operation							
															Description: Skips the next instruction when a bit of port D specified by register Y is “0.”							

**T1AB** (Transfer data to timer 1 and register R1 from Accumulator and register B)

Instruction code	D8									D0			Number of words	Number of cycles	Flag CY	Skip condition												
	<table border="1"><tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr></table> <sub>2</sub>									0	0	1					0	0	0	1	1	1	<table border="1"><tr><td>0</td><td>4</td><td>7</td></tr></table> <sub>16</sub>			0	4	7
	0	0	1	0	0	0	1	1	1																			
0	4	7																										
<b>Operation:</b> at timer 1 stop (V10=0) (R17–R14) ← (B), (R13–R10) ← (A) (T17–T14) ← (B), (T13–T10) ← (A) at timer 1 operating (V10=1) (R17–R14) ← (B), (R13–R10) ← (A)												<b>Grouping:</b> Timer operation																
												<b>Description:</b> At timer 1 stop (V10 = 0), transfers the contents of register A and register B to timer 1 and reload register R1.  At timer 1 operating (V10 = 1), transfers the contents of register A and register B to reload register R1.																

**T2AB** (Transfer data to timer 2 and register R2L from Accumulator and register B)

Instruction code	D8	D0		Number of words	Number of cycles	Flag CY	Skip condition
	0	1	0 0 0 1 0 0 0 0 <sub>2</sub>	0 8 8 <sub>16</sub>	1	1	–
<b>Operation:</b> (R2L7–R2L4) ← (B) (R2L3–R2L0) ← (A) (T27–T24) ← (B) (T23–T20) ← (A)				<b>Grouping:</b> Timer operation <b>Description:</b> Transfers the contents of registers A and B to timer 2 and timer 2 reload register R2L.			

**T2HAB** (Transfer data to register R2H Accumulator from register B)

Instruction code	D8	D0		Number of words	Number of cycles	Flag CY	Skip condition
	0	1	0 0 0 1 0 0 0 1 <sub>2</sub>	0 8 9 <sub>16</sub>	1	1	–
<b>Operation:</b> (R2H7–R2H4) ← (B) (R2H3–R2H0) ← (A)				<b>Grouping:</b> Timer operation <b>Description:</b> Transfers the contents of register A and register B to reload register R2H.			

**T2R2L** (Transfer data to timer 2 from register R2L)

Instruction code	D8	D0		Number of words	Number of cycles	Flag CY	Skip condition
	0	0	1 0 1 0 0 1 1 1 <sub>2</sub>	0 5 3 <sub>16</sub>	1	1	–
<b>Operation:</b> (T27–T24) ← (R2L7–R2L4) (T23–T20) ← (R2L3–R2L0)				<b>Grouping:</b> Timer operation <b>Description:</b> Transfers the contents of reload register R2L to timer 2.			

**TAB** (Transfer data to Accumulator from register B)

Instruction code	D8	D0		Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0 0 1 1 1 1 1 0 <sub>2</sub>	0 1 E <sub>16</sub>	1	1	–
<b>Operation:</b> (A) ← (B)				<b>Grouping:</b> Register to register transfer <b>Description:</b> Transfers the contents of register B to register A.			



**TAB1** (Transfer data to Accumulator and register B from timer 1)

Instruction code	D8								D0								Number of words	Number of cycles	Flag CY	Skip condition
	0	0	1	0	1	0	1	1	1	0	5	7								
																	1	1	—	—
Operation:	(B) ← (T17–T14)																Grouping:	Timer operation		
	(A) ← (T13–T10)																	Description:	Transfers the contents of timer 1 to registers A and B.	

**TAB2** (Transfer data to Accumulator and register B from timer 2)

TMD2 (Transfer data to timer and register 2 from timer 2)																		
Instruction code	D8								D0					Number of words	Number of cycles	Flag CY	Skip condition	
	0	0	1	0	0	0	0	0	0	0	4	0		1	1	—	—	
<b>Operation:</b> (B) ← (T27–T24) (A) ← (T23–T20)															<b>Grouping:</b> Timer operation			
															<b>Description:</b> Transfers the contents of timer 2 to registers A and B.			

**TABE** (Transfer data to Accumulator and register B from register E)

Instruction code	D8									D0						Number of words	Number of cycles	Flag CY	Skip condition		
	0	0	0	1	0	1	0	1	0	2			0	2	A	16			1	1	–
Operation:	(B) ← (ER7–ER4)															Grouping:	Register to register transfer				
	(A) ← (ER3–ER0)																Description:	Transfers the contents of register E to registers A and B.			

**TABP p** (Transfer data to Accumulator and register B from Program memory in page p)

Instruction code	D8										D0				Number of words	Number of cycles	Flag CY	Skip condition
	0	1	0	0	1	p3	p2	p1	p0	2	0	9	p	16	1	3	— 0/1	—
Operation:	SK(SP) ← (PC) , (SP) ← (SP) + 1 (PCH) ← p, p = 0 to 7, (PCL) ← (DR2–DR0, A3–A0) When URS = 0, (B) ← (ROM(PC)) <sup>7 to 4</sup> , (A) ← (ROM(PC)) <sup>3 to 0</sup> When URS = 1, (CY) ← (ROM(PC)) <sup>8</sup> (B) ← (ROM(PC)) <sup>7 to 4</sup> , (A) ← (ROM(PC)) <sup>3 to 0</sup> (SP) ← (SP) – 1, (PC) ← (SK(SP)) p is 0 to 15.														Grouping: Arithmetic operation			
Note:															Description: Transfers bits 7 to 4 to register B and bits 3 to 0 to register A when URS flag is cleared to “0.” These bits 7 to 0 are the ROM pattern in address (DR2 DR1 DR0 A3 A2 A1 A0) specified by registers A and D in page p. Transfers bit 8 of ROM pattern is transferred to flag CY when URS flag is set to “1” (after the URSC instruction is executed). (One of stack is used when the TABP p instruction is executed.)			

**TAM j** (Transfer data to Accumulator from Memory)

Instruction code	D8	D7	D6	D5	D4	D3	D2	D1	D0	Number of words	Number of cycles	Flag CY	Skip condition
	0	0	1	1	0	0	1	j <sub>1</sub>	j <sub>0</sub>	1	1	—	—

**Operation:** (A) ← (M(DP))  
(X) ← (X)EXOR(j)  
j = 0 to 3

**Grouping:** RAM to register transfer  
**Description:** After transferring the contents of M(DP) to register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.

**TAY** (Transfer data to Accumulator from register Y)

Instruction code	D8	D7	D6	D5	D4	D3	D2	D1	D0	Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	1	1	1	1	1	1	1	—	—

**Operation:** (A) ← (Y)

**Grouping:** Register to register transfer  
**Description:** Transfers the contents of register Y to register A.

**TBA** (Transfer data to register B from Accumulator)

Instruction code	D8	D7	D6	D5	D4	D3	D2	D1	D0	Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	0	1	1	1	0	1	1	—	—

**Operation:** (B) ← (A)

**Grouping:** Register to register transfer  
**Description:** Transfers the contents of register A to register B.

**TDA** (Transfer data to register D from Accumulator)

Instruction code	D8	D7	D6	D5	D4	D3	D2	D1	D0	Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	1	0	1	0	0	1	1	1	—	—

**Operation:** (DR<sub>2</sub>–DR<sub>0</sub>) ← (A<sub>2</sub>–A<sub>0</sub>)

**Grouping:** Register to register transfer  
**Description:** Transfers the contents of register A to register D.

**TEAB** (Transfer data to register E from Accumulator and register B)

Instruction code	D8								D0								Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	1	1	0	1	0	0	1	A								
																	1	1	–	–
Operation:	(ER7–ER4) ← (B)																Grouping:	Register to register transfer		
	(ER3–ER0) ← (A)																	Description:	Transfers the contents of register A and register B to register E.	

**TLOA** (Transfer data to register LO from Accumulator)

LDR (Transfer data to register LO from accumulator)																	
Instruction code	D8								D0			Number of words	Number of cycles	Flag CY	Skip condition		
	0	0	1	0	1	1	0	0	0	2	0					5	8
														1	1	—	—
Operation: (LO1, LO0) ← (A1, A0)														Grouping: Other operation			
														Description: Transfers the contents of register A to logic operation selection register LO.			

**TPU0A** (Transfer data to register PU0 from Accumulator)

Instruction code	D8								D0							Number of words	Number of cycles	Flag CY	Skip condition				
	0	1	0	0	0	1	1	1	1	2	0	8	F	16	1	1	—	—					
Operation: (PU03–PU00) ← (A3–A0)														Grouping: Other operation					Description: Transfers the contents of register A to pull-up control register PU0.				

**TPU1A** (Transfer data to register PU1 from Accumulator)

Instruction code														Number of words				Number of cycles				Flag CY				Skip condition			
<div><div>D8</div><div>010001110</div><div>D0</div></div> <div><div>08E</div><div>16</div></div>														1				1				—				—			
Operation: (PU13–PU10) ← (A3–A0)														Grouping: Other operation				Description: Transfers the contents of register A to pull-up control register PU1.											

**TV1A** (Transfer data to register V1 from Accumulator)

Instruction code	D8	D0		Number of words	Number of cycles	Flag CY	Skip condition
	0	0	1 0 1 0 1 1 1 1	1	1	–	–
Operation: (V12–V10) ← (A2–A0)				Grouping: Timer operation			
				Description: Transfers the contents of register A to register V1.			

**TV2A** (Transfer data to register V2 from Accumulator)

Instruction code	D8	D0		Number of words	Number of cycles	Flag CY	Skip condition
	0	0	1 0 1 1 0 1 0 0	1	1	–	–
Operation: (V23–V20) ← (A3–A0)				Grouping: Timer operation			
				Description: Transfers the contents of register A to register V2.			

**TYA** (Transfer data to register Y from Accumulator)

Instruction code	D8	D0		Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0 0 0 1 1 0 0 0	1	1	–	–
Operation: (Y) ← (A)				Grouping: Register to register transfer			
				Description: Transfers the contents of register A to register Y.			

**URSC** (Sets Upper ROM Code reference enable flag)

Instruction code	D8	D0		Number of words	Number of cycles	Flag CY	Skip condition
	0	1	0 0 0 0 0 1 0 0	1	1	–	–
Operation: (URS) ← 1				Grouping: Other operation			
				Description: Sets the most significant ROM code reference enable flag (URS) to “1.”			

**WRST** (Watchdog timer ReSeT)

Instruction code	D8										D0				Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	0	1	1	1	1	2	0	0	F	16	1	1	—	—
Operation: (WDF1) ← 0														Grouping: Other operation				
														Description: Initializes the watchdog timer flag (WDF1).				

**XAM j** (eXchange Accumulator and Memory data)

Instruction code	D8								D0				Number of words	Number of cycles	Flag CY	Skip condition	
	0	0	1	1	0	0	0	j <sub>1</sub>	j <sub>0</sub>	2	0	6	j	16	1	1	—
Operation:	(A) ←→ (M(DP)) (X) ← (X)EXOR(j) j = 0 to 3													Grouping: RAM to register transfer			
														Description: After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.			

**XAMD j** (eXchange Accumulator and Memory data and Decrement register Y and skip)

Instruction code	D8								D0					Number of words	Number of cycles	Flag CY	Skip condition	
	0	0	1	1	0	1	1	j <sub>1</sub>	j <sub>0</sub>	2	0	6	C +j	16	1	1	–	(Y) = 15
Operation:	(A) ←→ (M(DP)) (X) ← (X)EXOR(j) j = 0 to 3 (Y) ← (Y) – 1													Grouping:	RAM to register transfer			
															Description:	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped.		

**XAMI j** (eXchange Accumulator and Memory data and Increment register Y and skip)

Instruction code	D8								D0				Number of words	Number of cycles	Flag CY	Skip condition		
	0	0	1	1	0	1	0	j <sub>1</sub>	j <sub>0</sub>	2	0	6	8 +j	16	1	1	—	(Y) = 0
Operation:													Grouping:	RAM to register transfer				
													Description:	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped.				

## MACHINE INSTRUCTIONS (INDEX BY FUNCTION)

Parameter Type of instructions	Mnemonic	Instruction code										Number of words	Number of cycles	Function
		D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	Hexadecimal notation			
Register to register transfer	TAB	0	0	0	0	1	1	1	1	0	0 1 E	1	1	(A) ← (B)
	TBA	0	0	0	0	0	1	1	1	0	0 0 E	1	1	(B) ← (A)
	TAY	0	0	0	0	1	1	1	1	1	0 1 F	1	1	(A) ← (Y)
	TYA	0	0	0	0	0	1	1	0	0	0 0 C	1	1	(Y) ← (A)
	TEAB	0	0	0	0	1	1	0	1	0	0 1 A	1	1	(ER <sub>7</sub> –ER <sub>4</sub> ) ← (B) (ER <sub>3</sub> –ER <sub>0</sub> ) ← (A)
	TABE	0	0	0	1	0	1	0	1	0	0 2 A	1	1	(B) ← (ER <sub>7</sub> –ER <sub>4</sub> ) (A) ← (ER <sub>3</sub> –ER <sub>0</sub> )
	TDA	0	0	0	1	0	1	0	0	1	0 2 9	1	1	(DR <sub>2</sub> –DR <sub>0</sub> ) ← (A <sub>2</sub> –A <sub>0</sub> )
RAM addresses	LXY x, y	0	1	1	x <sub>1</sub>	x <sub>0</sub>	y <sub>3</sub>	y <sub>2</sub>	y <sub>1</sub>	y <sub>0</sub>	0 C y +x	1	1	(X) ← x, x = 0 to 3 (Y) ← y, y = 0 to 15
	INY	0	0	0	0	1	0	0	1	1	0 1 3	1	1	(Y) ← (Y) + 1
	DEY	0	0	0	0	1	0	1	1	1	0 1 7	1	1	(Y) ← (Y) – 1
RAM to register transfer	TAM j	0	0	1	1	0	0	1	j <sub>1</sub>	j <sub>0</sub>	0 6 4 +j	1	1	(A) ← (M(DP)) (X) ← (X) EXOR(j) j = 0 to 3
	XAM j	0	0	1	1	0	0	0	j <sub>1</sub>	j <sub>0</sub>	0 6 j	1	1	(A) ↔ (M(DP)) (X) ← (X) EXOR(j) j = 0 to 3
	XAMD j	0	0	1	1	0	1	1	j <sub>1</sub>	j <sub>0</sub>	0 6 C +j	1	1	(A) ↔ (M(DP)) (X) ← (X) EXOR(j) j = 0 to 3 (Y) ← (Y) – 1
	XAMI j	0	0	1	1	0	1	0	j <sub>1</sub>	j <sub>0</sub>	0 6 8 +j	1	1	(A) ↔ (M(DP)) (X) ← (X) EXOR(j) j = 0 to 3 (Y) ← (Y) + 1

Skip condition	Carry flag CY	Detailed description
–	–	Transfers the contents of register B to register A.
–	–	Transfers the contents of register A to register B.
–	–	Transfers the contents of register Y to register A.
–	–	Transfers the contents of register A to register Y.
–	–	Transfers the contents of registers A and B to register E.
–	–	Transfers the contents of register E to registers A and B.
–	–	Transfers the contents of register A to register D.
Continuous description	–	Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continuously are skipped.
(Y) = 0	–	Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped.
(Y) = 15	–	Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped.
–	–	After transferring the contents of M(DP) to register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
–	–	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
(Y) = 15	–	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped.
(Y) = 0	–	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped.

## MACHINE INSTRUCTIONS (CONTINUED)

Parameter Type of instructions	Mnemonic	Instruction code										Number of words	Number of cycles	Function
		D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	Hexadecimal notation			
Arithmetic operation	LA n	0	1	0	1	1	n <sub>3</sub>	n <sub>2</sub>	n <sub>1</sub>	n <sub>0</sub>	0 B n	1	1	(A) ← n n = 0 to 15
	TABP p	0	1	0	0	1	p <sub>3</sub>	p <sub>2</sub>	p <sub>1</sub>	p <sub>0</sub>	0 9 p	1	3	(SK(SP)) ← (PC) (SP) ← (SP) + 1 (PC <sub>H</sub> ) ← p (Note) (PC <sub>L</sub> ) ← (DR <sub>2</sub> –DR <sub>0</sub> , A <sub>3</sub> –A <sub>0</sub> ) When URS=0, (B) ← (ROM(PC)) <sub>7 to 4</sub> (A) ← (ROM(PC)) <sub>3 to 0</sub> When URS=1, (CY) ← (ROM(PC)) <sub>8</sub> (B) ← (ROM(PC)) <sub>7 to 4</sub> (A) ← (ROM(PC)) <sub>3 to 0</sub> (SP) ← (SP) – 1 (PC) ← (SK(SP))
	AM	0	0	0	0	0	1	0	1	0	0 0 A	1	1	(A) ← (A) + (M(DP))
	AMC	0	0	0	0	0	1	0	1	1	0 0 B	1	1	(A) ← (A) + (M(DP)) + (CY) (CY) ← Carry
	A n	0	1	0	1	0	n <sub>3</sub>	n <sub>2</sub>	n <sub>1</sub>	n <sub>0</sub>	0 A n	1	1	(A) ← (A) + n n = 0 to 15
	SC	0	0	0	0	0	0	1	1	1	0 0 7	1	1	(CY) ← 1
	RC	0	0	0	0	0	0	1	1	0	0 0 6	1	1	(CY) ← 0
	SZC	0	0	0	1	0	1	1	1	1	0 2 F	1	1	(CY) = 0 ?
	CMA	0	0	0	0	1	1	1	0	0	0 1 C	1	1	(A) ← ( $\bar{A}$ )
	RAR	0	0	0	0	1	1	1	0	1	0 1 D	1	1	→ CY → <span style="border: 1px solid black; padding: 2px;">A<sub>3</sub>A<sub>2</sub>A<sub>1</sub>A<sub>0</sub></span>
	LGOP	0	0	1	0	0	0	0	0	1	0 4 1	1	1	Logic operation instruction XOR, OR, AND

Note: p is 0 to 15.



Skip condition	Carry flag CY	Detailed description
Continuous description	–	Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped.
–	–	Transfers bits 7 to 4 to register B and bits 3 to 0 to register A when URS flag is cleared to “0.” These bits 7 to 0 are the ROM pattern in address (DR <sub>2</sub> DR <sub>1</sub> DR <sub>0</sub> A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub> ) specified by registers A and D in page p.
	0/1	Transfers bit 8 of ROM pattern is transferred to flag CY when URS flag is set to “1” (after the URSC instruction is executed). (One of stack is used when the TABP p instruction is executed.)
–	–	Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY remains unchanged.
–	0/1	Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY.
Overflow = 0	–	Adds the value n in the immediate field to register A. The contents of carry flag CY remains unchanged. Skips the next instruction when there is no overflow as the result of operation.
–	1	Sets (1) to carry flag CY.
–	0	Clears (0) to carry flag CY.
(CY) = 0	–	Skips the next instruction when the contents of carry flag CY is “0.”
–	–	Stores the one's complement for register A's contents in register A.
–	0/1	Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right.
–	–	Executes the logic operation selected by logic operation selection register LO between the contents of register A and register E, and stores the result in register A.

## MACHINE INSTRUCTIONS (CONTINUED)

Parameter Type of instructions	Mnemonic	Instruction code										Number of words	Number of cycles	Function
		D8	D7	D6	D5	D4	D3	D2	D1	D0	Hexadecimal notation			
Bit operation	SB j	0	0	1	0	1	1	1	j <sub>1</sub>	j <sub>0</sub>	0 5 C +j	1	1	(Mj(DP)) ← 1 j = 0 to 3
	RB j	0	0	1	0	0	1	1	j <sub>1</sub>	j <sub>0</sub>	0 4 C +j	1	1	(Mj(DP)) ← 0 j = 0 to 3
	SZB j	0	0	0	1	0	0	0	j <sub>1</sub>	j <sub>0</sub>	0 2 j	1	1	(Mj(DP)) = 0 ? j = 0 to 3
Comparison operation	SEAM	0	0	0	1	0	0	1	1	0	0 2 6	1	1	(A) = (M(DP)) ?
	SEA n	0	0	0	1	0	0	1	0	1	0 2 5	2	2	(A) = n ? n = 0 to 15
		0	1	0	1	1	n <sub>3</sub>	n <sub>2</sub>	n <sub>1</sub>	n <sub>0</sub>	0 B n			
Branch operation	B a	1	1	a <sub>6</sub>	a <sub>5</sub>	a <sub>4</sub>	a <sub>3</sub>	a <sub>2</sub>	a <sub>1</sub>	a <sub>0</sub>	1 8 a +a	1	1	(PCL) ← a <sub>6</sub> –a <sub>0</sub>
	BL p, a	0	0	0	1	1	p <sub>3</sub>	p <sub>2</sub>	p <sub>1</sub>	p <sub>0</sub>	0 3 p	2	2	(PC <sub>H</sub> ) ← p (PCL) ← a <sub>6</sub> –a <sub>0</sub> (Note)
		1	1	a <sub>6</sub>	a <sub>5</sub>	a <sub>4</sub>	a <sub>3</sub>	a <sub>2</sub>	a <sub>1</sub>	a <sub>0</sub>	1 8 a +a			
	BA a	0	0	0	0	0	0	0	0	1	0 0 1	2	2	(PCL) ← (a <sub>6</sub> –a <sub>4</sub> , A <sub>3</sub> –A <sub>0</sub> )
		1	1	a <sub>6</sub>	a <sub>5</sub>	a <sub>4</sub>	a <sub>3</sub>	a <sub>2</sub>	a <sub>1</sub>	a <sub>0</sub>	1 8 a +a			
	BLA p, a	0	0	0	0	1	0	0	0	0	0 1 0	2	2	(PC <sub>H</sub> ) ← p (PCL) ← (a <sub>6</sub> –a <sub>4</sub> , A <sub>3</sub> –A <sub>0</sub> ) (Note)
		1	1	a <sub>6</sub>	a <sub>5</sub>	a <sub>4</sub>	p <sub>3</sub>	p <sub>2</sub>	p <sub>1</sub>	p <sub>0</sub>	1 8 p +a			

Note: p is 0 to 15.

Skip condition	Carry flag CY	Detailed description
–	–	Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
–	–	Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
(Mj(DP)) = 0 j = 0 to 3	–	Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is "0."
(A) = (M(DP))	–	Skips the next instruction when the contents of register A is equal to the contents of M(DP).
(A) = n n = 0 to 15	–	Skips the next instruction when the contents of register A is equal to the value n in the immediate field.
–	–	Branch within a page : Branches to address a in the identical page.
–	–	Branch out of a page : Branches to address a in page p.
–	–	Branch within a page : Branches to address (a <sub>6</sub> a <sub>5</sub> a <sub>4</sub> A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub> ) determined by replacing the low-order 4 bits of the address a in the identical page with register A.
–	–	Branch out of a page : Branches to address (a <sub>6</sub> a <sub>5</sub> a <sub>4</sub> A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub> ) determined by replacing the low-order 4 bits of the address a in page p with register A.

## MACHINE INSTRUCTIONS (CONTINUED)

Parameter Type of instructions	Mnemonic	Instruction code										Number of words	Number of cycles	Function
		D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	Hexadecimal notation			
Subroutine operation	BM a	1	0	a <sub>6</sub>	a <sub>5</sub>	a <sub>4</sub>	a <sub>3</sub>	a <sub>2</sub>	a <sub>1</sub>	a <sub>0</sub>	1 a a	1	1	(SK(SP)) ← (PC) (SP) ← (SP) + 1 (PC <sub>H</sub> ) ← 2 (PC <sub>L</sub> ) ← a <sub>6</sub> –a <sub>0</sub>
	BML p, a	0	0	1	1	1	p <sub>3</sub>	p <sub>2</sub>	p <sub>1</sub>	p <sub>0</sub>	0 7 p	2	2	(SK(SP)) ← (PC) (SP) ← (SP) + 1 (PC <sub>H</sub> ) ← p (PC <sub>L</sub> ) ← a <sub>6</sub> –a <sub>0</sub> (Note)
		1	0	a <sub>6</sub>	a <sub>5</sub>	a <sub>4</sub>	a <sub>3</sub>	a <sub>2</sub>	a <sub>1</sub>	a <sub>0</sub>	1 a a			
	BMLA p, a	0	0	1	0	1	0	0	0	0	0 5 0	2	2	(SK(SP)) ← (PC) (SP) ← (SP) + 1 (PC <sub>H</sub> ) ← p (PC <sub>L</sub> ) ← (a <sub>6</sub> –a <sub>4</sub> , A <sub>3</sub> –A <sub>0</sub> ) (Note)
		1	0	a <sub>6</sub>	a <sub>5</sub>	a <sub>4</sub>	p <sub>3</sub>	p <sub>2</sub>	p <sub>1</sub>	p <sub>0</sub>	1 a p			
Return operation	RT	0	0	1	0	0	0	1	0	0	0 4 4	1	2	(SP) ← (SP) – 1 (PC) ← (SK(SP))
	RTS	0	0	1	0	0	0	1	0	1	0 4 5	1	2	(SP) ← (SP) – 1 (PC) ← (SK(SP))
Timer operation	T1AB	0	0	1	0	0	0	1	1	1	0 4 7	1	1	at timer 1 stop (V1 <sub>0</sub> =0) (R17–R14) ← (B), (R13–R10) ← (A) (T17–T14) ← (B), (T13–T10) ← (A) at timer 1 operating (V1 <sub>0</sub> =1) (R17–R14) ← (B), (R13–R10) ← (A)
	TAB1	0	0	1	0	1	0	1	1	1	0 5 7	1	1	(B) ← (T17–T14) (A) ← (T13–T10)
	TV1A	0	0	1	0	1	1	0	1	1	0 5 B	1	1	(V12–V10) ← (A2–A0)
	SNZT1	0	0	1	0	0	0	0	1	0	0 4 2	1	1	(T1F) = 1 ? (T1F) ← 0
	T2AB	0	1	0	0	0	1	0	0	0	0 8 8	1	1	(R2L7–R2L4) ← (B) (R2L3–R2L0) ← (A) (T27–T24) ← (B), (T23–T20) ← (A)

Note : p is 0 to 15.

Skip condition	Carry flag CY	Detailed description
–	–	Call the subroutine in page 2 : Calls the subroutine at address a in page 2.
–	–	Call the subroutine : Calls the subroutine at address a in page p.
–	–	Call the subroutine : Calls the subroutine at address (a <sub>6</sub> a <sub>5</sub> a <sub>4</sub> A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub> ) determined by replacing the low-order 4 bits of address a in page p with register A.
–	–	Returns from subroutine to the routine called the subroutine.
Skip at uncondition	–	Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition.
–	–	At timer 1 stop (V1 <sub>0</sub> = 0), transfers the contents of register A and register B to timer 1 and reload register R1. At timer 1 operating (V1 <sub>0</sub> = 1), transfers the contents of register A and register B to reload register R1.
–	–	Transfers the contents of timer 1 to registers A and B.
–	–	Transfers the contents of register A to registers V1.
(T1F) = 1	–	Clears T1F flag and skips the next instruction when the contents of T1F flag is "1."
–	–	Transfers the contents of register A and register B to timer 2 and reload register R2L.

## MACHINE INSTRUCTIONS (CONTINUED)

Parameter Type of instructions	Mnemonic	Instruction code										Number of words	Number of cycles	Function
		D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	Hexadecimal notation			
Timer operation	TAB2	0	0	1	0	0	0	0	0	0	0 4 0	1	1	(B) ← (T <sub>27</sub> –T <sub>24</sub> ), (A) ← (T <sub>23</sub> –T <sub>20</sub> )
	TV2A	0	0	1	0	1	1	0	1	0	0 5 A	1	1	(V <sub>23</sub> –V <sub>20</sub> ) ← (A <sub>3</sub> –A <sub>0</sub> )
	SNZT2	0	0	1	0	1	0	0	1	0	0 5 2	1	1	(T <sub>2F</sub> ) = 1 ? (T <sub>2F</sub> ) ← 0
	T2HAB	0	1	0	0	0	1	0	0	1	0 8 9	1	1	(R <sub>2H7</sub> –R <sub>2H4</sub> ) ← (B) (R <sub>2H3</sub> –R <sub>2H0</sub> ) ← (A)
	T2R2L	0	0	1	0	1	0	0	1	1	0 5 3	1	1	(T <sub>27</sub> –T <sub>24</sub> ) ← (R <sub>2L7</sub> –R <sub>2L4</sub> ) (T <sub>23</sub> –T <sub>20</sub> ) ← (R <sub>2L3</sub> –R <sub>2L0</sub> )
Carrier wave control operation	SCAR	0	1	0	0	0	0	1	1	1	0 8 7	1	1	(CAR) ← 1
	RCAR	0	1	0	0	0	0	1	1	0	0 8 6	1	1	(CAR) ← 0
Input/Output operation	CLD	0	0	0	0	1	0	0	0	1	0 1 1	1	1	(D) ← 0
	RD	0	0	0	0	1	0	1	0	0	0 1 4	1	1	(D(Y)) ← 0 (Y) = 0 to 7
	SD	0	0	0	0	1	0	1	0	1	0 1 5	1	1	(D(Y)) ← 1 (Y) = 0 to 7
	SZD	0	0	0	1	0	0	1	0	0	0 2 4	2	2	(D(Y)) = 0 ? (Y) = 4 to 7
		0	0	0	1	0	1	0	1	1	0 2 B			
	OEA	0	1	0	0	0	0	1	0	0	0 8 4	1	1	(E <sub>1</sub> , E <sub>0</sub> ) ← (A <sub>1</sub> , A <sub>0</sub> )
	IAE	0	0	1	0	1	0	1	1	0	0 5 6	1	1	(A <sub>2</sub> –A <sub>0</sub> ) ← (E <sub>2</sub> –E <sub>0</sub> )
	OGA	0	1	0	0	0	0	0	0	0	0 8 0	1	1	(G) ← (A)
	IAG	0	0	0	1	0	1	0	0	0	0 2 8	1	1	(A) ← (G)

Skip condition	Carry flag CY	Detailed description
<ul style="list-style-type: none"> <li>–</li> <li>–</li> <li>(T2F) = 1</li> <li>–</li> <li>–</li> </ul>	<ul style="list-style-type: none"> <li>–</li> <li>–</li> <li>–</li> <li>–</li> <li>–</li> </ul>	<ul style="list-style-type: none"> <li>Transfers the contents of timer 2 to registers A and B.</li> <li>Transfers the contents of register A to registers V2.</li> <li>Clears T2F flag and skips the next instruction when the contents of T2F flag is "1."</li> <li>Transfers the contents of register A and register B to reload register R2H.</li> <li>Transfers the contents of reload register R2L to timer 2.</li> </ul>
<ul style="list-style-type: none"> <li>–</li> <li>–</li> </ul>	<ul style="list-style-type: none"> <li>–</li> <li>–</li> </ul>	<ul style="list-style-type: none"> <li>Sets (1) to port CARR output flag (CAR).</li> <li>Clears (0) to port CARR output flag (CAR).</li> </ul>
<ul style="list-style-type: none"> <li>–</li> <li>–</li> <li>–</li> <li>(D(Y)) = 0 (Y) = 4 to 7</li> <li>–</li> <li>–</li> <li>–</li> <li>–</li> </ul>	<ul style="list-style-type: none"> <li>–</li> <li>–</li> <li>–</li> <li>–</li> <li>–</li> <li>–</li> <li>–</li> <li>–</li> </ul>	<ul style="list-style-type: none"> <li>Clears (0) to port D (high-impedance state).</li> <li>Clears (0) to a bit of port D specified by register Y (high-impedance state).</li> <li>Sets (1) to a bit of port D specified by register Y.</li> <li>Skips the next instruction when a bit of port D specified by register Y is "0."</li> <li>Outputs the contents of register A to port E.</li> <li>Transfers the contents of port E to register A.</li> <li>Outputs the contents of register A to port G.</li> <li>Transfers the contents of port G to register A.</li> </ul>

Parameter Type of instructions	Mnemonic	Instruction code										Number of words	Number of cycles	Function
		D8	D7	D6	D5	D4	D3	D2	D1	D0	Hexadecimal notation			
Other operation	NOP	0	0	0	0	0	0	0	0	0	0 0 0	1	1	(PC) $\leftarrow$ (PC) + 1
	POF	0	0	0	0	0	1	1	0	1	0 0 D	1	1	RAM back-up
	SNZP	0	0	0	0	0	0	0	1	1	0 0 3	1	1	(P) = 1 ?
	CCK	0	0	1	0	1	1	0	0	1	0 5 9	1	1	STCK changes to f(X <sub>IN</sub> )
	TLOA	0	0	1	0	1	1	0	0	0	0 5 8	1	1	(LO <sub>1</sub> , LO <sub>0</sub> ) $\leftarrow$ (A <sub>1</sub> , A <sub>0</sub> )
	URSC	0	1	0	0	0	0	0	1	0	0 8 2	1	1	(URS) $\leftarrow$ 1
	TPU0A	0	1	0	0	0	1	1	1	1	0 8 F	1	1	(PU <sub>03</sub> –PU <sub>00</sub> ) $\leftarrow$ (A <sub>3</sub> –A <sub>0</sub> )
	TPU1A	0	1	0	0	0	1	1	1	0	0 8 E	1	1	(PU <sub>13</sub> –PU <sub>10</sub> ) $\leftarrow$ (A <sub>3</sub> –A <sub>0</sub> )
	WRST	0	0	0	0	0	1	1	1	1	0 0 F	1	1	(WDF1) $\leftarrow$ 0



Skip condition	Carry flag CY	Detailed description
–	–	No operation
–	–	Puts the system in RAM back-up state.
(P) = 1	–	Skips the next instruction when P flag is “1.” After skipping, P flag remains unchanged.
–	–	System clock (STCK) changes to $f(X_{IN})$ from $f(X_{IN})/8$ . Execute this CCK instruction at address 0 in page 0.
–	–	Transfers the contents of register A to the logic operation selection register LO.
–	–	Sets the most significant ROM code reference enable flag (URS) to “1.”
–	–	Transfers the contents of register A to register PU0.
–	–	Transfers the contents of register A to register PU1.
–	–	Initializes the watchdog timer flag (WDF1).

## INSTRUCTION CODE TABLE

<div><div></div><div></div></div>		D8–D4																10000	11000
		00000	00001	00010	00011	00100	00101	00110	00111	01000	01001	01010	01011	01100	01101	01110	01111	10111	11111
D3–D0	Hex. notation	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10–17	18–1F
0000	0	NOP	BLA	SZB 0	BL	TAB2	BMLA	XAM 0	BML	OGA	TABP 0	A 0	LA 0	LXY 0,0	LXY 1,0	LXY 2,0	LXY 3,0	BM	B
0001	1	BA	CLD	SZB 1	BL	LGOP	—	XAM 1	BML	—	TABP 1	A 1	LA 1	LXY 0,1	LXY 1,1	LXY 2,1	LXY 3,1	BM	B
0010	2	—	—	SZB 2	BL	SNZT1	SNZT2	XAM 2	BML	URSC	TABP 2	A 2	LA 2	LXY 0,2	LXY 1,2	LXY 2,2	LXY 3,2	BM	B
0011	3	SNZP	INY	SZB 3	BL	—	T2R2L	XAM 3	BML	—	TABP 3	A 3	LA 3	LXY 0,3	LXY 1,3	LXY 2,3	LXY 3,3	BM	B
0100	4	—	RD	SZD	BL	RT	—	TAM 0	BML	OEA	TABP 4	A 4	LA 4	LXY 0,4	LXY 1,4	LXY 2,4	LXY 3,4	BM	B
0101	5	—	SD	SEAn	BL	RTS	—	TAM 1	BML	—	TABP 5	A 5	LA 5	LXY 0,5	LXY 1,5	LXY 2,5	LXY 3,5	BM	B
0110	6	RC	—	SEAM	BL	—	IAE	TAM 2	BML	RCAR	TABP 6	A 6	LA 6	LXY 0,6	LXY 1,6	LXY 2,6	LXY 3,6	BM	B
0111	7	SC	DEY	—	BL	T1AB	TAB1	TAM 3	BML	SCAR	TABP 7	A 7	LA 7	LXY 0,7	LXY 1,7	LXY 2,7	LXY 3,7	BM	B
1000	8	—	—	IAG	BL	—	TLOA	XAMI 0	BML	T2AB	TABP 8	A 8	LA 8	LXY 0,8	LXY 1,8	LXY 2,8	LXY 3,8	BM	B
1001	9	—	—	TDA	BL	—	CCK	XAMI 1	BML	T2HAB	TABP 9	A 9	LA 9	LXY 0,9	LXY 1,9	LXY 2,9	LXY 3,9	BM	B
1010	A	AM	TEAB	TABE	BL	—	TV2A	XAMI 2	BML	—	TABP 10	A 10	LA 10	LXY 0,10	LXY 1,10	LXY 2,10	LXY 3,10	BM	B
1011	B	AMC	—	—	BL	—	TV1A	XAMI 3	BML	—	TABP 11	A 11	LA 11	LXY 0,11	LXY 1,11	LXY 2,11	LXY 3,11	BM	B
1100	C	TYA	CMA	—	BL	RB 0	SB 0	XAMD 0	BML	—	TABP 12	A 12	LA 12	LXY 0,12	LXY 1,12	LXY 2,12	LXY 3,12	BM	B
1101	D	POF	RAR	—	BL	RB 1	SB 1	XAMD 1	BML	—	TABP 13	A 13	LA 13	LXY 0,13	LXY 1,13	LXY 2,13	LXY 3,13	BM	B
1110	E	TBA	TAB	—	BL	RB 2	SB 2	XAMD 2	BML	TPU1A	TABP 14	A 14	LA 14	LXY 0,14	LXY 1,14	LXY 2,14	LXY 3,14	BM	B
1111	F	WRST	TAY	SZC	BL	RB 3	SB 3	XAMD 3	BML	TPU0A	TABP 15	A 15	LA 15	LXY 0,15	LXY 1,15	LXY 2,15	LXY 3,15	BM	B

The above table shows the relationship between machine language codes and machine language instructions. D3-D0 show the low-order 4 bits of the machine language code, and D8-D4 show the high-order 5 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use the code marked “—.”

The codes for the second word of a two-word instruction are described below.

The second word	
BL	1 1 a a a a a a a
BML	1 0 a a a a a a a
BA	1 1 a a a a a a a
BLA	1 1 a a a p p p p
BMLA	1 0 a a a p p p p
SEA	0 1 0 1 1 n n n n
SZD	0 0 0 1 0 1 0 1 1

**REGISTER STRUCTURE**

Timer control register V1		at reset : 000 <sub>2</sub>		at RAM back-up : 000 <sub>2</sub>	W
V1 <sub>2</sub>	Carrier wave output auto-control bit	0	Auto-control output by timer 1 is invalid		
		1	Auto-control output by timer 1 is valid		
V1 <sub>1</sub>	Timer 1 count source selection bit	0	Carrier wave output (CARRY)		
		1	Bit 5 of watchdog timer (WDT)		
V1 <sub>0</sub>	Timer 1 control bit	0	Stop (Timer 1 state retained)		
		1	Operating		

Timer control register V2		at reset : 0000 <sub>2</sub>		at RAM back-up : 0000 <sub>2</sub>	W
V2 <sub>3</sub>	Carrier wave "H" interval expansion bit	0	To expand "H" interval is invalid		
		1	To expand "H" interval is valid (when V2 <sub>2</sub> =1 selected)		
V2 <sub>2</sub>	Carrier wave generation function control bit	0	Carrier wave generation function invalid		
		1	Carrier wave generation function valid		
V2 <sub>1</sub>	Timer 2 count source selection bit	0	f(X <sub>IN</sub> )		
		1	f(X <sub>IN</sub> )/2		
V2 <sub>0</sub>	Timer 2 control bit	0	Stop (Timer 2 state retained)		
		1	Operating		

Logic operation selection register LO		at reset : 00 <sub>2</sub>		at RAM back-up : 00 <sub>2</sub>	W
LO <sub>1</sub>	Logic operation selection bits	LO <sub>1</sub>	LO <sub>0</sub>	Logic operation function	
		0	0	Exclusive logic OR operation (XOR)	
LO <sub>0</sub>		0	1	OR operation (OR)	
		1	0	AND operation (AND)	
		1	1	Not available	

Pull-down control register PU0		at reset : 0000 <sub>2</sub>		at RAM back-up : state retained	W
PU0 <sub>3</sub>	Ports G <sub>2</sub> , G <sub>3</sub> pull-down transistor control bit	0	Pull-down transistor OFF, key-on wakeup invalid		
		1	Pull-down transistor ON, key-on wakeup valid		
PU0 <sub>2</sub>	Ports G <sub>0</sub> , G <sub>1</sub> pull-down transistor control bit	0	Pull-down transistor OFF, key-on wakeup invalid		
		1	Pull-down transistor ON, key-on wakeup valid		
PU0 <sub>1</sub>	Port E <sub>1</sub> pull-down transistor control bit	0	Pull-down transistor OFF, key-on wakeup invalid		
		1	Pull-down transistor ON, key-on wakeup valid		
PU0 <sub>0</sub>	Port E <sub>0</sub> pull-down transistor control bit	0	Pull-down transistor OFF, key-on wakeup invalid		
		1	Pull-down transistor ON, key-on wakeup valid		

Pull-down control register PU1		at reset : 0000 <sub>2</sub>		at RAM back-up : state retained	W
PU1 <sub>3</sub>	Port D <sub>7</sub> pull-down transistor control bit	0	Pull-down transistor OFF, key-on wakeup invalid		
		1	Pull-down transistor ON, key-on wakeup valid		
PU1 <sub>2</sub>	Port D <sub>6</sub> pull-down transistor control bit	0	Pull-down transistor OFF, key-on wakeup invalid		
		1	Pull-down transistor ON, key-on wakeup valid		
PU1 <sub>1</sub>	Port D <sub>5</sub> pull-down transistor control bit	0	Pull-down transistor OFF, key-on wakeup invalid		
		1	Pull-down transistor ON, key-on wakeup valid		
PU1 <sub>0</sub>	Port D <sub>4</sub> pull-down transistor control bit	0	Pull-down transistor OFF, key-on wakeup invalid		
		1	Pull-down transistor ON, key-on wakeup valid		

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
$V_{DD}$	Supply voltage		-0.3 to 5	V
$V_I$	Input voltage		-0.3 to $V_{DD}+0.3$	V
$V_O$	Output voltage		-0.3 to $V_{DD}+0.3$	V
$P_d$	Power dissipation	$T_a = 25\text{ }^{\circ}\text{C}$	300	mW
$T_{opr}$	Operating temperature range		-20 to 85	$^{\circ}\text{C}$
$T_{stg}$	Storage temperature range		-40 to 125	$^{\circ}\text{C}$

**RECOMMENDED OPERATING CONDITIONS**


(Ta = -20 °C to 85 °C, VDD = 1.8 V to 3.6 V, unless otherwise noted)

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Typ.	Max.	
$V_{DD}$	Supply voltage		1.8		3.6	V
$V_{RAM}$	RAM back-up voltage (at RAM back-up mode)		1.1		3.6	V
$V_{SS}$	Supply voltage			0		V
$V_{IH}$	"H" level input voltage Ports D4–D7, E, G	$V_{DD} = 3.0\text{ V}$	$0.7V_{DD}$		$V_{DD}$	V
$V_{IH}$	"H" level input voltage $X_{IN}$	$V_{DD} = 3.0\text{ V}$	$0.8V_{DD}$		$V_{DD}$	V
$V_{IL}$	"L" level input voltage Ports D4–D7, E, G	$V_{DD} = 3.0\text{ V}$	0		$0.2V_{DD}$	V
$V_{IL}$	"L" level input voltage $X_{IN}$	$V_{DD} = 3.0\text{ V}$	0		$0.2V_{DD}$	V
$I_{OH(peak)}$	"H" level peak output current Ports D, E1, G	$V_{DD} = 3.0\text{ V}$			-4	mA
$I_{OH(peak)}$	"H" level peak output current Port E0	$V_{DD} = 3.0\text{ V}$			-24	mA
$I_{OH(peak)}$	"H" level peak output current CARR	$V_{DD} = 3.0\text{ V}$			-20	mA
$I_{OL(peak)}$	"L" level peak output current CARR	$V_{DD} = 3.0\text{ V}$			4	mA
$I_{OH(avg)}$	"H" level average output current Ports D, E1, G	$V_{DD} = 3.0\text{ V}$			-2	mA
$I_{OH(avg)}$	"H" level average output current Port E0	$V_{DD} = 3.0\text{ V}$			-12	mA
$I_{OH(avg)}$	"H" level average output current CARR	$V_{DD} = 3.0\text{ V}$			-10	mA
$I_{OL(avg)}$	"L" level average output current CARR	$V_{DD} = 3.0\text{ V}$			2	mA
$f(X_{IN})$	System clock frequency	when STCK = $f(X_{IN})/8$ selected			4	MHz
		when STCK = $f(X_{IN})$ selected			500	kHz
$V_{DET}$	Voltage drop detection circuit detection voltage		1.10		1.80	V
		$T_a=25\text{ }^{\circ}\text{C}$	1.40	1.50	1.56	
$T_{DET}$	Voltage drop detection circuit low voltage determination time	When supply voltage passes the detected voltage at $\pm 50\text{V/s}$ .		0.2	1.2	ms
$T_{PON}$	Power-on reset circuit valid power source rising time	$V_{DD} = 0\text{ to }2.2\text{ V}$			1	ms


Note: The average output current ratings are the average current value during 100 ms.

**ELECTRICAL CHARACTERISTICS**(Ta = -20 °C to 85 °C, V<sub>DD</sub> = 3 V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
V <sub>OL</sub>	"L" level output voltage Port CARR	I <sub>OL</sub> = 2 mA			0.9	V
V <sub>OL</sub>	"L" level output voltage X <sub>OUT</sub>	I <sub>OL</sub> = 0.2 mA			0.9	V
V <sub>OH</sub>	"H" level output voltage Ports D, E <sub>1</sub> , G	I <sub>OH</sub> = -2 mA	2.1			V
V <sub>OH</sub>	"H" level output voltage Port E <sub>0</sub>	I <sub>OH</sub> = -12 mA	1.5			V
V <sub>OH</sub>	"H" level output voltage CARR	I <sub>OH</sub> = -10 mA	1.0			V
V <sub>OH</sub>	"H" level output voltage X <sub>OUT</sub>	I <sub>OH</sub> = -0.2 mA	2.1			V
I <sub>IL</sub>	"L" level input current Ports D <sub>4</sub> -D <sub>7</sub> , E, G	V <sub>I</sub> = V <sub>SS</sub>			-1	μA
I <sub>IH</sub>	"H" level input current Ports E <sub>0</sub> , E <sub>1</sub>	V <sub>I</sub> = V <sub>DD</sub> Pull-down transistor in off-state			1	μA
I <sub>OZ</sub>	Output current at off-state Ports D, E <sub>0</sub> , E <sub>1</sub> , G	V <sub>O</sub> = V <sub>SS</sub>			-1	μA
I <sub>DD</sub>	Supply current (when operating)	f(X <sub>IN</sub> ) = 4.0 MHz		400	800	μA
		f(X <sub>IN</sub> ) = 500 kHz		250	500	μA
	Supply current (at RAM back-up)			1	3	μA
		Ta = 25 °C		0.1	0.5	μA
R <sub>PH</sub>	Pull-down resistor value Ports D <sub>4</sub> -D <sub>7</sub> , E, G	V <sub>DD</sub> = 3 V, V <sub>I</sub> = 3 V	75	150	300	kΩ
R <sub>OSC</sub>	Feedback resistor value between X <sub>IN</sub> -X <sub>OUT</sub>		700		3200	kΩ

**BASIC TIMING DIAGRAM**

## PACKAGE OUTLINE





## Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.  
The information described here may contain technical inaccuracies or typographical errors.  
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.  
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.  
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



### RENESAS SALES OFFICES

<http://www.renesas.com>

Refer to "<http://www.renesas.com/en/network>" for the latest and detailed information.

#### **Renesas Technology America, Inc.**

450 Holger Way, San Jose, CA 95134-1368, U.S.A  
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

#### **Renesas Technology Europe Limited**

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.  
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

#### **Renesas Technology (Shanghai) Co., Ltd.**

Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120  
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

#### **Renesas Technology Hong Kong Ltd.**

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong  
Tel: <852> 2265-6688, Fax: <852> 2730-6071

#### **Renesas Technology Taiwan Co., Ltd.**

10th Floor, No.99, Fushing North Road, Taipei, Taiwan  
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

#### **Renesas Technology Singapore Pte. Ltd.**

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632  
Tel: <65> 6213-0200, Fax: <65> 6278-8001

#### **Renesas Technology Korea Co., Ltd.**

Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea  
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

#### **Renesas Technology Malaysia Sdn. Bhd**

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
Tel: <603> 7955-9390, Fax: <603> 7955-9510