# AS5501/AS5502 *Home*Power Line Modem for Home Systems

# **Data Sheet**

#### Features


- AS5501/AS5502 is an FSK modem device for narrow band FSK communication via a Power Line.
- Operated with a single 5V supply.
- The TX driver stage generates a 7Vpp (AS5501) or a 14Vpp (AS5502) FSK signal with very low distortion, which requires a supply of 12V (AS5501) or 24V (AS5502).
- The high output voltages which are coupled to the power line provides for a lower output impedance of the buffer while the buffer supply current is kept to a minimum.
- Precise filtering gives an receiver performance with low BER figures at <13dB of S/N white inband noise and <-40dB S/N with monochromatic outband noise and a sensitivity of 1.5mV.</li>
- The carrier frequency is programmable in a range from 64kHz to 140kHz to support a big variety of communication bands including home automation applications.
- Modulation depth and Baudrate are programmable to 600Hz/1200Hz and 600, 1200, 2400B/s.
- There is a carrier detect function included to support channels with protocol.
- In addition to the modem function a reference voltage output is available as well as a supply supervision.

Rev. NC, August 2000 Page 1 of 21

# 1. Functional Description


The AS5501/AS5502 is a synchronous half duplex FSK modem with programmable FSK frequencies, Baudrate and ReceiverFilter Characteristics working with a single +5V supply. The circuit is designed to be used with an external buffer stage and transformer coupling to transfer data over a power line.

A mask-programmed default setting defines the state after power-up (reset) see chapter 1.1. With the serial interface the default setting can be overwritten.



Rev. NC, August 2000 Page 2 of 21

## 1.1 SERIAL INTERFACE (SERIF), RESET, TIMING



#### 1.1.1 SERIAL INTERFACE

There is a serial interface implemented for setting the control bits by a CPU. Three bytes are available with following definitions and default contents (after reset).

Reg. Name	Addr	D1	D2	D3	D4	D5	D6	D7	D8
MRK-REG	00H	MRK1	MRK2	MRK3	MRK4	MRK5	MRK6	MRK7	MRK8
(def. Value)		1	0	1	0	0	0	1	1
GLOBAL	01H	MRK9	BD1	BD2	RxBw1	RxBw2	ZCEN	MMV	PWD
(def. Value)		1	1	1	1	0	1	0	0
TEST	02H	TEST1	TEST2	ASYN	AgcH	digMix	noTSTin	TxSyn	FCdOn

(The default setting of the register "TEST" is always 00h.)

Bit Name	Name Function		Default Function
MRK1 - 9	MRK1 - 9 defines TX Mark Frequency (63.9k - 140.55kHz)		131.85kHz
BD1, 2	BD1, 2 defines Baudrate and Modulation Depth		2400Hz/1200Hz
RXBW1, 2	<b>RXBW1, 2</b> defines RX-BandPassFilter Bandwidth		4.8kHz @132.45kHz
ZCEN	disable ZeroCrossing TX Sync	1.0	ZC disabled
MMV	Disables transmit Timeout	0	TimeOut enabled
PWD	Enables power down mode	0	powered up
TEST1, 2	TEST1, 2 Enables Test Mode 1 - 3		normal mode
ASYN	ASYN disable synchronized receive data RXD		sync. RXD
AgcH	hold AGC counter state	0	AGC loop active

Rev. NC, August 2000 Page 3 of 21

DigMix	enables digital mixer; analog mixer enabled by def.	0	analog mixer
NoTSTin	TST out function only for receiver debugging	0	TSTin&out availab.
TxSyn	enables TXD sampling with CLR/T rising edge	0	CLR/T gets synchronized by TXD edges
FCdOn	enables faster CD-ON timing (5/Bdrate)	0	Tcdon=(10/Bdrate)

<u>Default Setting:</u> The default values shown in the table above, are related to the standard version of this device.

(Default setting of the registers can be changed by modification of the IC's metal2 layer. In this way special versions of this device can be defined and produced which are identified by different marking (see chapter 2).

#### Serial Interface Operation:


The serial interface is built to work in two different modes. The mode of operation is defined by the logical state of the signal SCLK sampled (using the first rising edge of Fosc/512 signal) 46µsec after a high going edge of the reset signal (RESN).

#### A-Mode (standard)

Features: - 2 or 3 wire serial bus

- 8 bit data format
- data gets clocked on rising edge and shifted on falling edge of SCLK
- default polarity of signal SCLK is LOW (CPOL=0, CPMA=0)
- single and sequential read and write operations possible
- D7 is first bit

Rev. NC, August 2000 Page 4 of 21




BIT SEQUENCE (for A-Mode)					
Header (8bit)	Reg. Address (8bit)	Data (8bit)			
X X X X X X X 0	X X X X X X A1 A0	D7 D6 D5 D4 D3 D2 D1 D0			
\/ \ R/W bit (0write, 1read) \ Command bits (available for future use)					


#### B-Mode

Features:

- 2 wire serial bus
- 9 bit data format
- data gets clocked on rising edge and shifted on falling edge
- single and sequential write operation possible
- default polarity of signal SCLK is HIGH
- acknowledge bit (9th bit) output (0 ... data acknowledged)
- D7 is the first bit
- A2 and A1 chip address bits are internally set to 1

Rev. NC, August 2000 Page 5 of 21






#### 1.1.2 **RESET**

<u>VREF:</u> A Band Gap Reference block is included for generation of a reference voltage VREF with nominal 2.5V needed for an external function (power fail detection) and as reference for the power on reset.

<u>POR:</u> A power-on reset function with external adjustable threshold and fixed off-delay (300ms) defined by the master clock is implemented. When pin RES-TH is floating the POR- OFF threshold is nominal 3.75V. There is a hysteresis of typ. 100mV implemented to V-ON (in Test Mode 2 and 3 the Por-delay is reduced to 1.17ms).



With V(ResTh) defined by external resistors much smaller than R1 - 3, the POR threshold can be set in the range of 2.5V to 5.0V according to the given equation.


Rev. NC, August 2000 Page 6 of 21

#### **1.1.3 TIMING**

MCLK: The circuit gets clocked by an 11.0592MHz master clock from external, which is the frequency reference for all RX and TX functions. Since this circuit is working as a narrow band FSK modem, the precision of this clock is very critical.

<u>CKSYS:</u> The master clock divided by 2 is presented at the output CKSYS. In test mode1 this pin is used to measure the FSK-ZC signal. In test mode 2 this pin is used to measure the PLL-output SC-CLK. In test mode 3 this pin is used to measure the PLL-output Fmixer.

<u>TxEnl:</u> Transmission gets initialised by setting the input signal TxEn to low. When ZCEN (zero crossing TX-sync) is disabled, the internal signal TxEnl is following and setting the TX driver active immediately. When ZCEN is enabled, the signal TxEnl is set to low after the high-going edge of ZC-input after TxEn was forced low.



<u>TXD-input</u> gets strobed by CKR/T in TxSyn mode, which can be entered with setting D7 of the TST-Reg. to high. In default mode (asynchr. TXD) the CKR/T gets synchronised by TXD-edges with a clock 64 times the baudrate.

TX-TIMEOUT: There is a timeout function implemented which sets the device back to receive mode (TxEnl=high) after 3 seconds of transmission. This timeout function can be disabled by setting the control bit MMV by the serial interface. In test mode 2 and 3 the 3sec timeout is divided by 256 to 11.7ms to reduce test time.

<u>CKTX</u>: The transmit clock is dependent on the Baudrate setting BD1, 2.


BD1	BD2	Division Factor from CKSYS	Baudrate (CKTX)
0	0	9216dec	600Hz
1	0	4608dec	1200Hz
0	1	4608dec	1200Hz
1	1	2304dec	2400Hz

<u>IF-SCCLK:</u> The intermediate frequency SC-filter is settable to two different modes, one for dF=600Hz and the other for dF=1200Hz (dF=Fspace-Fmark). These modes are defined by the SC-clock frequency, which is generated in the timing block.

В	3D1	BD2	Ifcenter	lfbandw	Division Factor from CKSYS	IF-SC-CLK
	0	Х	2700Hz	1200Hz	96dec	57.6kHz
	1	Х	5400Hz	2400Hz	48dec	115.2kHz

Rev. NC, August 2000 Page 7 of 21

#### 1.2 TRANSMITTER



There is one frequency synthesizer used to generate the FSK signal. With the input signal TXD strobed with the high going edge of CKTX the control input of the synthesizer gets modified which results in frequency shift corresponding to the data input.

In receive mode, the same synthesizer is used to generate the Mixer reference clock. The Mixer Frequency Fmixer is set to a value to fold down the FSK signal to one of two possible IF-frequencies (2.7kHz/5.4kHz).

The SCCLK-PLL is used to filter the phase jitter of the second frequency synthesizer generating the reference clock for the SC-Filter. There is an external capacitor needed as low pass filter component of the PLL-loop.

The bandpass filter is used to limit the output spectrum properly for power line modem applications.

The output stage is designed to be connected to an external buffer arrangement for minimising the output impedance and increasing the output swing. The interface to the external circuit is done with special I/O-pins allowed to operate with voltages up to +24V.


With two bias pins M1M and P1M the external buffer stage gets biased (activated). When these

Rev. NC, August 2000 Page 8 of 21

two pins are inactive, the buffer is in a high impedance mode.

#### 1.2.1 FREQUENCY GENERATION (FREQ-GEN)

Since the FSK signal shall be programmable in steps of 150Hz, and the CKSYS clock frequency is 5.5296MHz the following structure is used for frequency generation:



The SC-CLK is defined to be 16 times the center frequency of the bandpass filters.

For generating the FSK or MIXER frequency, Fsynth gets divided by 16 for generation of proper DAC input signals.

This means for both synthesizers the frequency steps are 2400Hz.

To get a resolution of 2400Hz a division by 2304 has to be done by subtraction of 2304 whenever the contents of the SUM-REG exceeds 2303.

SUBSTR = 5529.6kHz / 2.4kHz = 2304 (=> res 2048+256)

To generate mark frequencies in the range of 63.9 ... 140.55kHz, the adder factor Nmark has to be:

Nmark = 16\*Fmark / 2.4kHz

To cover the wanted frequency range with a 9 bit word, a fixed number of 426 is added.


	MRK-REG	Nmark = MRK-REG+426	Fout	Fmark
Min	0	426	1022.4kHz	63.9kHz
Max	511	937	2248.8kHz	140.55kHz

To establish the frequency modulation, the output of the mark/space up/down-counter gets added to Nmark. There has to be a smooth frequency change from mark to space and from space to mark within half the bit time with 3 intermediate frequencies.

BD1	BD2	Fspace-Fmark	Baudrate (CKTX)	M/S-UDC	BDclk (UDC-CLK)
0	0	600Hz	600Hz	0,1,2,3,4	4800Hz
1	0	1200Hz	1200Hz	0,2,4,6,8	9600Hz
0	1	600Hz	1200Hz	0,1,2,3,4	9600Hz
1	1	1200Hz	2400Hz	0,2,4,6,8	19200Hz

Example with MRK-REG=8 => Fmark=81.75kHz; BD1, 2=0 => dF=BRate=600Hz:

Rev. NC, August 2000 Page 9 of 21




In receive mode (TxEn=1), a constant number Nmix defined by BD1 gets added to Nmark instead of the output of the M/S-UDC. This gives a constant frequency, which is used as mixer frequency to fold the FSK signal down to 2.7kHz or 5.4kHz. According to the mixer frequency the IF-SC-CLK is defined by the timing block (see chapter 1.1.3).

BD1	BD2	IFcenter	IFbandw	IF-SC-CLK	Nmix	BDclk (UDC-CLK)
0	Х	2700Hz	1200Hz	57.6kHz	20	4800Hz
1	Х	5400Hz	2400Hz	115.2kHz	40	9600Hz

The second frequency synthesizer, which is a similar structure as described for generating the FSK frequencies, is generating the target frequency for the SCCLK-PLL. To get no disturbing components, the phase jitter of the synthesizer has to be reduced by the PLL. There is a capacitor needed as external lowpass filter, to define the frequency response of the PLL-loop. To generate the right target frequency, one half of modulation depth, which is a factor of 2 or 4 dependent on BD1 has to be added to Nmark. Since the center frequency is a very critical parameter, there is a possibility implemented for adjustment by wafersort trim.

BD1	BD2	Fspace- Fmark	(Fcenter-Fmark)/150Hz	Npll
0	X	600Hz	2	MRK_REG + 426 + Itrim + 2
1	Х	1200Hz	4	MRK_REG + 426 + Itrim + 4

(Itrim=0 ... 3 defined at wafersort)




Rev. NC, August 2000 Page 10 of 21

#### 1.2.2 TRANSMITTER-BANDPASSFILTER (TX-BPF)

The staircase waveform generated by the FG-DAC in combination with the divider by 16 has to be filtered by an anti-aliasing filter because the SC-Filter clock is not synchronous to the FSK signal. There is a 6th order Bandpass filter, which is also used as receive filter in receive mode, implemented to reduce the FSK spectrum. The filter clock gets cancelled by a smoothing filter at the end of this filter chain.

Both, AAF and SMF will be designed in a way to move their corner frequencies according to the frequency band programmation. With the help of the resonator built with the transformer and attached capacitor, the unwanted frequencies (SC-clk, harmonics) are attenuated so that the signal spectrum at the transformer output passes the following specification.



#### 1.2.3 Output-Stage

AS5502: The output stage is designed to amplify the FSK signal by a factor of 7 with the help of an external buffer stage to 14Vpp. The transfer from the 5V circuitry (asic) to the 24V buffer structure is done by current source outputs. The on-chip resistor-network is done in a way to shift the DC-operating point from 2.5V (on chip) to 12V (ext. buffer). With this output voltage a transformer with a ratio of 2.5:1 can be used (VLmax=2Vrms). The buffer gives a very low impedance, which is needed to modulate the power line (Line impedance:  $5...150\Omega$ ).

AS5501 is available for 12V buffer supply

- amplification factor: 3.5 instead of 7.0
- buffer DC-operating point: 6V instead of 12V


With the bias current outputs M1M and P1M the transistors T5 and T6 get switched on and the driver stage is activated. The TxOut1, 2 output currents are in the range of 3mA with complementary AC-components. For stability reasons it is needed to place a capacitor of 150pF from node VX to VSS.

The circuit with T1 - T4 is a unity gain buffer structure. The transformer with attached capacitor Cr gives a resonator for the used frequency band.

Rev. NC, August 2000 Page 11 of 21

With the shown test circuit, the harmonic distortion has to be within the following limits with a power line load of  $(5\Omega+50\text{uH})$  //  $50\Omega$ :

	ratio to the fundamental
2nd Harm.	min. 70dB
3rd Harm.	min. 75dB
higher Harm.	min. 80dB



In receive mode, when the bias currents are turned off, the base of the two output transistors are forced by resistors of 100k (Rx) to 0V and Vbuf respectively to guarantee high impedance of the buffer. The current of the pins TxOut1, 2 is 0 (VX is floating). Since the receiver AGC is reacting on signal levels at the RXBPF-filter output, high outband noise components could give clipping in the first stages of the receiver path. To avoid this, an attenuation of 16dB with R2, R3, C3 is realised.

(Monochromatic Noise Measurement: Outband noise with 0dBV @ line w. 80% AM (1kHz)

=> 12.8Vpp after transformer;


=> 2.0Vpp at pin RXIN)

The resistors R1, R2, R3 are calculated to have a DC-voltages of Vbuf/2 at node Vout and 2.5V at node RXIN. An external diode for protection against high positive voltages is needed at Vout (Pin TXFB).

Rev. NC, August 2000 Page 12 of 21

#### 1.3 RECEIVER

The receiver consists of the following blocks: BPF(RX,TX common), MIXER, CARDET, IF-BPF, DEMOD, DATAFIL and CKR-GEN



The received signal gets filtered by the bandpass filter. An AGC-function is implemented in this filter, to have improved performance over a wide range of input signal amplitude. The filtered signal gets transferred to a low frequency band by the use of a mixer circuit so that the frequency

Rev. NC, August 2000 Page 13 of 21

band can be further reduced by an additional IF-bandpass. The IF-filter output signal gets demodulated, filtered and synchronized to a receive clock. In receive mode the clock recovery circuit is generating the receive clock locked to the RX-data edges. The input signal gets compared with a fixed carrier detect threshold to get valid RX-data to be further processed by the connected CPU only.

#### 1.3.1 RECEIVER BANDPASS FILTER (RXBPF)

The bandpass filter eliminates the frequency components which are not of interest. The Bandwidth is programmable in 3 steps with the control bits RXBW1 and RXBW2.

RXBW1	RXBW2	BW/Fcenter	BW @ 72.00Khz	BW @ 82.05kHz	BW @ 132.45kHz
0	0	+/-4.2%	6.0kHz	(6.8kHz)	(11.0kHz)
1	0	+/-1.8%	(2.6kHz)	3.0kHz	4.8kHz
0	1	+/-2.3%	(3.3kHz)	(3.7kHz)	(6.0kHz)

The center frequency of the filter is defined by the SC-Clock-Frequency (MRK-REG and the bits BD1, 2) in steps of 150Hz. (See chapter 1.2.1).

Frequency Response with RXBW1=1, RXBW2=0:

Fin / Fcenter	typ. rel. Gain
0.67	-45dB
0.98	-3dB
0.99	0.0dB
1.00	reference
1.01	0.0db
1.02	-3dB
1.50	-45dB

As already mentioned in the transmitter description, the AAF and SMF of the bandpass filter are tuned according to the SC-Clock and therefore to the BPF-center frequency.

An additional attenuation of the mains frequency (50Hz ..) is not needed because of the external coupling which is already a very good filter for that.

The input voltage range which has to be handled is 1.5mV ... 1.5Vrms. The signal of the input pin RXIN gets buffered and lowpass filtered by the RXBUF with a fixed gain of 0.66. (Max. input level 14Vpp@transformer =>2.2Vpp@Rxin =>1.5Vpp@FilterInput)

The gain of the SC-BPF is controlled by the AGC loop to keep the filter output RXO constant at 1.0Vp for a wide range of input dynamic. In total there is a variable gain from -3.6 to +41.4dB in steps of 1dB.

	V(Line) V(Vout)		V(RxIn)	V(RXO)
min	-56.5dBV = 1.5mVrms	3.75mVrms = 10.6mVpp	1.7mVpp	0.20Vpp
max	+6dBV = 2.0Vrms	5.0Vrms = 14.0Vpp	2.2Vpp	1.45Vpp

The window comparator threshold for the AGC-control is set to 1.02V+/-12%. The AGC-UDC will be clocked by 8\*Fbaud which gives a max. settling time of 9.4ms at 600bps.

Rev. NC, August 2000 Page 14 of 21

## 1.3.2 CARRIER DETECTION (CARDET)

The carrier detect circuit is comparing the RXBPF-output against a constant threshold. The carrier detect has to go active when the RXIN input voltage exceeds 5mVp.

V(Line)	V(Line) V(Vout) V(RxIn)		V(RXO)	
8.9mVrms	8.9mVrms 31.5mVp		593mVp	

The carrier detect ON-time can be choosen by D8 of the TST-Reg. The OFF-time is defined by the AGC-stage settling time of max. 45/(8\*Fbaud) plus 12 cycles of Fbaud\*64.

	Fbaud=600	Fbaud=1200	Fbaud=2400
T (CD-ON) with TST.D8=L	16.7ms	8.33ms	4.17ms
T (CD-ON) with TST.D8=H	8.33ms	4.17ms	2.08ms
T (CD-OFF)	0.3 9.7ms	0.15 4.9ms	0.072.5ms

#### 1.3.3 MIXER

There are two mixer stages implemented. The analog mixer (default) consists of an unity gain amplifier stage, which is switched to inverting or non-inverting mode by the mixer reference clock. The digital mixer, enabled with bit TEST\_D5=H, consist of a comparator stage with hysteresis of appr. 50mV with which the BPF-output gets transferred to digital. This signal gets combined with the mixer reference clock by an EXOR-gate.

For the two different modulation depths, different intermediate frequencies are generated by proper generation of the reference frequency (see chapter 1.2.1).

BD1	Fspace-Fmark	IF
0	600Hz	2700Hz
1	1200Hz	5400Hz

#### 1.3.4 INTERMEDIATE FREQUENCY BANDPASS FILTER (IF-BPF)

The mixer output is fed to the input of the intermediate frequency filter. According to the two different IF defined by BD1, this BPF is programmed to these frequencies by the IF-SC-CLOCK generator.

BD1	Fcenter	Band Width
0	2700Hz	1200Hz
1	5400Hz	2400Hz

The corner frequencies of the AAF and the SMF are controlled accordingly. The SC-filter is a 6th order filter with the following characteristics:

Rev. NC, August 2000 Page 15 of 21

Fin / Fcenter	Fc=2.7k	Fc=5.4k	typ. rel. Gain
0.45	1200Hz	2400Hz	-45dB
0.78	2100Hz	4200Hz	-3dB
1.22	3300Hz	6600Hz	-3dB
2.14	5800Hz	11600Hz	-45dB

## 1.3.5 DEMODULATOR AND DATAFILTER (DEMOD & DATAFIL)

The output of the IF-BPF gets transferred to digital by a comparator with pos. AC-feedback Vhyst~10mV. The period time is then measured by a counter which gets set to a proper starting point, so that at the end of a measurement period the frequency delta is represented by a 4 bit word. This digital information is transformed again into analog by a DAC, which is included to the input stage of the SC-Datafilter. No AAF is needed because the DAC is synchronised with the filter. The unity gain datafilter can be programmed to three different corner frequencies according to the Baudrates of 600, 1200 and 2400Hz.

Fin/Fbaud	typ. Gain
0.75	-3.0dB
1.30	-25dB

A comparator with hysteresis of appr. 200mV and adjustable (bias distortion wafersort trim) absolute reference is converting the DataFilter-output to RXDA (asynchronous receive data).

#### 1.3.6 Bit Error Rate

The system specification of BER is the following:

	Parameter	Condition	min	typ	max
BER1	Bit Error Rate with	White Noise with S/N=13dB		5*10 <sup>-5</sup>	10-3
	Minimum Input Level	RXL=1.5mVrms			
BER3	Bit Error Rate with	White Noise with S/N=25dB		10-7	10-3
	Maximum Input Level	RXL=1.5Vrms			
BER4	Bit Error Rate with	White Noise with S/N=13dB		10-6	10-3
	Medium Input Level	RXL=600mVrms			
BER5	Bit Error Rate with	Noise: 5Vpp rect., 100Hz,			10-3
	Impulsive Noise	DC=10%, Trise/fall=10us;			
	•	RXL=90mVrms			
BER6	Bit Error Rate with	Noise: sine carrier w. 80% AM;			10 <sup>-3</sup>
	Modulated Sinusoidal	Fmod=1kHz, special S/N-Mask			
	Noise	RXL=1.5Vrms			

#### 1.3.7 RECEIVER CLOCK RECONSTRUCTION (CKR-GEN)

There is a digital pll for receive clock reconstruction. The signal RXDA (async. RXD) gets synchronised by this clock which then gives the synchronous receive data signal RXD.

Rev. NC, August 2000 Page 16 of 21

A multiplexer is used to select RXDA or RXD to be transferred to the pin RXD by the use of a control bit "ASYN". The signal RXDA is used to verify the Mixer and DataFil structure. A second multiplexer selects CKRX or CKTX to be transferred to pin CLKR/T by the use of control signal "TxEn". In synchronous mode RXD is valid at the high going edge of CKR/T.

## 1.4 TESTMODE-MULTIPLEXER (TEST-MUX)

A test input pin, a test output pin with attached buffer and multiplexers are used to have access to some internal nodes for testing. To have access to internal nodes of the receiver in normal receive operation, the bit TEST\_D6 can be set to high for avoiding TST\_IN function.

The asic is forced to one of these test modes by setting the control bits TEST1 and TEST2.

Test1	Test2	Mux- State	TST-IN	TST-OUT	CKSYS	Reset-Delay	TX-Timeout
0	0	0	Bypass timer	VREF	MCLK/2	300ms	3sec
1	0	1	IFI	IFO	FSK_ZC	300ms	3sec
0	1	2	TXI	RXO	SC-CLK	1.17ms	11.7ms
1	1	3	DPLL-IN	DFO	Fmixer	1.17ms	11.7ms

<u>Mux-State 0 (Normal Operation):</u> In normal operation the test muxes are in position 0. In this configuration, the reference voltage VREF (2.5V) is present at pin TST-OUT. In this mode the reset and TX-timeout counter are bypassed with TST-IN set to high.

#### Mux-State 1(IF-Test):

In this mode the IFBPF can be measured by forcing the IFI via pin TST-IN and measuring IFO via pin TST-OUT. With pin CKSYS the FSK-ZC signal can be measured.

#### Mux-State 2 (TXPATH / RXO):

In this mode the TXPATH can be measured by forcing TXI via pin TST-IN and measuring the TX-Output-Stage output. The SC-CLK can be measured via pin CKSYS. The receiver bandpass filter can be measured by forcing RXIN and measuring TST-OUT (RXO).

## Mux-State 3 (DPLL / DATAFIL):


In this mode the input of the RX-DPLL can be forced by TST-IN for digital verification of this block. Further the output of the data LP-filter can be measured at TST-OUT. The MIXER- PLL output can be measured via pin CKSYS.

#### TX Timeout / RES-Delay Test-Mode:

With bit "Test2" set to 1 the TX-timeout (3sec) and the RES-Delay (300ms) gets reduced by a factor of 256 for production test.

## ASYN Test-Mode:

The control bit "ASYN" is used for global verification of the receiver block and especially for verification of the MIXER and the DataFilter by measuring the RXDA-jitter (isochronous distortion).




Rev. NC, August 2000 Page 17 of 21

## 1.5 Supply and Analog Ground


There are two different pairs of supply pins, one for analog (AVSS, AVDD) and one for digital (DVSS, DVDD). The two VSS-pins have to be at the same level to avoid substrate current. The two VDD-pins should not differ more than 0.25V. The reason for splitting the supply lines is to avoid noise from the digital circuit injected to the analog section.

The analog ground is generated by resistive division of the supply voltage to AVDD/2. Since the SC-clock is working in the range of >1MHz, an external capacitor of 1uF is needed to decouple the AGND to AVSS.

There has to be sufficient decoupling from AVDD to AVSS and from DVDD to DVSS separately. Usually a combination of a 10uF tantal and 100nF ceramic capacitor is used dependent on the supply structure.



## 2. Package and Marking



Package: SOIC28

Marking: YYWWIZZ YYWWIZZ (date code)

AS5501 AS5502 (AS-number dependent on version)

NC52FL NC52FH (coded default setup)

The default setup coded in the following way, gets printed as 3 marking line:

**Bonding option:** 

1st character ... "N" for not locked; "L" for locked version (pad LOCK bonded to VSS)

(Option "Not Locked": All control registers are accessable via SERIF)

(Option "Locked": Only contr. register TEST is accessable via SERIF)

6" character ... "H" for 24V buffer supply (standard version); " L" for 12V buffer supply

Rev. NC, August 2000

## Mask options:

Character	hex. rep. of regbits	standard version bits	Char
2 <sup>nd</sup>	MRK8-5	'1100'	С
3 <sup>rd</sup>	MRK4-1	'0101'	5
4 <sup>th</sup>	PWD, MMV, ZCEN, RXBW2	'0010'	2
5 <sup>th</sup>	RXBW1, BD2, BD1, MRK9	'1111'	F

# 3. Pinlist

PIN#	Name	Туре	Function
1	AVDD	supply	+5V supply pin for analog section
2	ZC	inp. w. pd	mains zero cross input for transmission synchronisation
3	RES-TH	ana. inp.	reset threshold adjust input
4	AFCF	ana. i/o	compensation pin for PLL-loop
5	TST-OUT	ana. outp.	test function output pin (VREF in normal mode)
6	TST-IN	ana. inp.	test function input pin
7	AGND	ana. I/O	analog ground pin for external decoupling capacitor
8	RXIN	ana. inp.	receiver input pin
9	TxFb	ana. inp.	transmission feedback / receive input
10	M1M	ana. outp.	minus 1mA bias current for TX-buffer stage
11	P1M	ana. outp.	plus 1mA bias current for TX-buffer stage
12	TxOut1	ana. outp.	TX output 1
13	TxOut2	ana. outp.	TX output 2
14	AVSS	supply	0V supply pin for analog section
15	DVSS	supply	0V supply pin for digital section
16	MCLK	dig. inp.	master clock input (11.0592MHz)
17	A0/CS	dig. inp.	serial bus control signal with pull up
18	SCLK	dig. inp.	serial bus clock with pull up
19	SD-IN	dig. inp.	serial bus data input with pull up
20	SD-OUT	dig. outp.	serial bus data open drain output with pull up
21	CKSYS	dig. outp.	system clock output (5.5296MHz)
22	RESN	dig. odo.	reset open drain output active at low supply
23	TXD	dig. inp.	transmit data input
24	TxEn	dig. inp.	transmit mode txen=0 / receive mode txen=1
25	CD	dig. outp.	carrier detect output
26	CLR/T	dig. outp.	receive / transmit clock output
27	RXD	dig. outp.	receive data output
28	DVDD	supply	+5V supply for digital section

Rev. NC, August 2000 Page 19 of 21

### 4. ABSOLUTE MAXIMUM RATINGS

Max. Supply Voltage -0.5V ... +7.0V

Max. Input Voltage VSS-0.5V ... VDD+0.5V Max. Current forced to any input or output except pin "P1M" -100mA ... +100mA

Max. Current forced to pin "P1M"

-100mA ... +25mA

Max. Power Dissipation 700mW

Storage Temperature Range -55 deg C ... 150 deg C

Humidity Noncondensating 5% ... 95% ESD general limit (R=1.5k $\Omega$ , C=100pF, 3 pulses each pol.) +/- 1kV

Lead Temperature (max. 10sec) max 300 deg C

#### 5. OPERATING CONDITIONS

Parameter	min	typ	max	Unit
Operating Supply Voltage	4.7	5.0	5.3	V
Operating Temperature Range	-25.0	25.0	70.0	deg C

### **Austria Mikro Systeme International AG**

Schloss Premstätten
A-8141 Unterpremstätten
Tel: 0043 3136 500-5500
Fax: 0043 3136 500-5501
Email: industrial@amsint.com
Website: www.amsint.com

Copyright © 2000, Austria Mikro Systeme International AG, Schloß Premstätten, 8141 Unterpremstätten, Austria. Tel.: +43-(0)3136-500-0, Fax: +43-(0)3136-52501, E-Mail: info@amsint.com

Rev. NC, August 2000 Page 20 of 21

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, without the prior permission in writing by the copyright holder. To the best of its knowledge, Austria Mikro Systeme International asserts that the information contained in this publication is accurate and correct.

Rev. NC, August 2000 Page 21 of 21