HCPL-0708

High Speed CMOS Optocoupler




Data Sheet



Description

Available in SO-8 package, the HCPL-0708 optocoupler utilizes the latest CMOS IC technology to achieve outstanding performance with very low power consumption. Basic building blocks of the HCPL-0708 are a high speed LED and a CMOS detector IC. The detector incorporates an integrated photodiode, a high-speed transimpedance amplifier, and a voltage comparator with an output driver.

Functional Diagram



TRUTH TABLE

LED	V _O , OUTPUT
OFF	Н
ON	L

*A 0.1 μ F bypass capacitor must be connected between pins 5 and 8.

Features

- +5 V CMOS compatibility
- 15 ns typical pulse width distortion
- 30 ns max. pulse width distortion
- 40 ns max. propagation delay skew
- High speed: 15 MBd
- 60 ns max. propagation delay
- 10 kV/µs minimum common mode rejection
- -40 to 100°C temperature range
- Safety and regulatory approvals pending
 - UL recognized
 3750 V rms for 1 min. per UL 1577 for HCPL-0708
 - CSA component acceptance Notice #5
 - IEC/EN/DIN EN 60747-5-2 approved for HCPL-0708 Option 060

Applications

- Scan drive in PDP
- Digital field bus isolation: DeviceNet, SDS, Profibus
- Multiplexed data transmission
- Computer peripheral interface
- Microprocessor system interface

CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

Ordering Information

HCPL-0708 is UL Recognized with 3750 Vrms for 1 minute per UL1577.

	Opt	ion							
Part Number	RoHS Compliant	non RoHS Compliant	- Package	Surface Mount	Gull Wing	Tape & Reel	UL 5000 Vrms/ 1 Minute rating	IEC/EN/DIN EN 60747-5-2	Quantity
	-000E	no option	SO-8	Х					100 per tube
HCPL-0708	-500E	#500		Х		Χ			1500 per reel
	-560E	-		Χ		Χ		Χ	1500 per reel

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.

Example1:


HCPL-0708-500E to order product of Small Outline SO-8 package in Tape and Reel packaging and RoHS compliant. Example 2:

HCPL-0708 to order product of Small Outline SO-8 package in Tube packaging and non RoHS compliant.

Option datasheets are available. Contact your Avago sales representative or authorized distributor for information.

Remarks: The notation '#XXX' is used for existing products, while (new) products launched since July 15, 2001 and RoHS compliant will use '-XXXE'.

Package Outline Drawing




DIMENSIONS IN MILLIMETERS (INCHES). LEAD COPLANARITY = 0.10 mm (0.004 INCHES) MAX.

OPTION NUMBER 500 NOT MARKED.


NOTE: FLOATING LEAD PROTRUSION IS 0.15 mm (6 mils) MAX.

Solder Reflow Thermal Profile



Note: Non-halide flux should be used.

Recommended Pb-Free IR Profile



NOTES:

THE TIME FROM 25 °C to PEAK TEMPERATURE = 8 MINUTES MAX.

 T_{smax} = 200 °C, T_{smin} = 150 °C

Note: Non-halide flux should be used.

Regulatory Information

The HCPL-0708 has been approved by the following organizations:

UL

Recognized under UL 1577, component recognition program, File E55361.

CSA

Approved under CSA Component Acceptance Notice #5, File CA88324.

IEC/EN/DIN EN 60747-5-2

Approved under:

IEC 60747-5-2:1997 + A1:2002

EN 60747-5-2:2001 + A1:2002

DIN EN 60747-5-2 (VDE 0884Teil 2):2003-01 (Option 060 only)

Insulation and Safety Related Specifications

Parameter	Symbol	Value	Units	Conditions
Minimum External Air Gap (Clearance)	L(I01)	4.9	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (Creepage)	L(102)	4.8	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.08	mm	Insulation thickness between emitter and detector; also known as distance through insulation.
Tracking Resistance (Comparative Tracking Index)	CTI	≥175	Volts	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa		Material Group (DIN VDE 0110, 1/89, Table 1)

All Avago data sheets report the creepage and clearance inherent to the optocoupler component itself. These dimensions are needed as a starting point for the equipment designer when determining the circuit insulation requirements. However, once mounted on a printed circuit board, minimum creepage and clearance requirements must be met as specified for individual equipment standards. For creepage, the shortest distance path along

the surface of a printed circuit board between the solder fillets of the input and output leads must be considered. There are recommended techniques such as grooves and ribs which may be used on a printed circuit board to achieve desired creepage and clearances. Creepage and clearance distances will also change depending on factors such as pollution degree and insulation level.

IEC/EN/DIN EN 60747-5-2 Insulation Related Characteristics (Option 060)

Description	Symbol	HCPL-0708 Option 060	Units
Installation classification per DIN VDE 0110/1.89, Table 1			
for rated mains voltage ≤150 V rms		I-IV	
for rated mains voltage ≤300 V rms		I-III	
for rated mains voltage ≤450 V rms			
Climatic Classification		55/85/21	
Pollution Degree (DIN VDE 0110/1.89)		2	
Maximum Working Insulation Voltage	V _{IORM}	560	V peak
Input to Output Test Voltage, Method b†	V_{PR}	1050	V peak
$V_{IORM} \times 1.875 = V_{PR}$, 100% Production			
Test with $t_m = 1$ sec, Partial Discharge < 5 pC			
Input to Output Test Voltage, Method a†	V _{PR}	840	V peak
V_{IORM} x 1.5 = V_{PR} , Type and Sample Test,			
t _m = 60 sec, Partial Discharge < 5 pC			
Highest Allowable Overvoltage†	V _{IOTM}	4000	V peak
(Transient Overvoltage, $t_{ini} = 10$ sec)			
Safety Limiting Values			
(Maximum values allowed in the event of a failure,			
also see Thermal Derating curve, Figure 11.)			
Case Temperature	Ts	150	°C
Input Current	I _{S,INPUT}	150	mA
Output Power	P _S ,OUTPUT	600	mW
Insulation Resistance at T _S , V ₁₀ = 500 V	R _{IO}	≥10 ⁹	Ω

†Refer to the front of the optocoupler section of the Isolation and Control Component Designer's Catalog, under Product Safety Regulations section IEC/EN/DIN EN 60747-5-2, for a detailed description.

Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Units	Figure		
Storage Temperature	T _S	-55	125	°C			
Ambient Operating Temperature ^[1]	T _A	-40	+100	°C			
Supply Voltages	V_{DD}	0	6	Volts			
Output Voltage	Vo	-0.5	V _{DD2} +0.5	Volts			
Average Output Current	I _O		2	mA			
Average Forward Input Current	I _F		20	mA			
Lead Solder Temperature	260°C for 10 sec., 1.6 mm below seating plane						
Solder Reflow Temperature Profile	S	ee Solder Reflo	w Temperature Profil	e Section			

Recommended Operating Conditions

Parameter	Symbol	Min.	Max.	Units	Figure
Ambient Operating Temperature	T _A	-40	+100	°C	
Supply Voltages	V_{DD}	4.5	5.5	V	
Input Current (ON)	l _F	10	16	mA	1, 2

Electrical Specifications

Over recommended temperature (T_A = -40° C to $+100^{\circ}$ C) and $4.5 \text{ V} \leq \text{ V}_{DD} \leq 5.5 \text{ V}.$

All typical specifications are at $T_A = 25$ °C, $V_{DD} = +5$ V.

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Notes
Input Forward Voltage	V _F	1.3	1.5	1.8	V	I _F = 12 mA	1	
Input Reverse Breakdown Voltage	BV _R	5			V	I _R = 10 μA		
Logic High Output Voltage	V _{OH}	4.0	4.8		V	$I_F = 0$, $I_O = -20 \mu A$		
Logic Low Output Voltage	V _{OL}		0.01	0.1	V	$I_F = 12 \text{ mA}, I_O = 20 \mu\text{A}$		
Input Threshold Current	I _{TH}			8.2	mA	I _{OL} = 20 μA	2	
Logic Low Output Supply Current	I _{DDL}		6.0	14.0	mA	I _F = 12 mA	4	
Logic High Output Supply Current	I _{DDH}		4.5	11.0	mA	I _F = 0	3	

Switching Specifications

Over recommended temperature (T_A = -40° C to $+100^{\circ}$ C) and $4.5 \text{ V} \leq \text{ V}_{DD} \leq 5.5 \text{ V}.$

All typical specifications are at $T_A = 25$ °C, $V_{DD} = +5$ V.

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Notes
Propagation Delay Time to Logic Low Output	t _{PHL}	20	35	60	ns	I _F = 12 mA, C _L = 15 pF CMOS Signal Levels	5	1
Propagation Delay Time to Logic High Output	t _{PLH}	13	21	60	ns	I _F = 12 mA, C _L = 15 pF CMOS Signal Levels	5	1
Pulse Width	PW	100			ns			
Pulse Width Distortion	PWD	0	14	30	ns	$I_F = 12 \text{ mA}, C_L = 15 \text{ pF}$ CMOS Signal Levels	2	2
Propagation Delay Skew	t _{PSK}			40	ns	I _F = 12 mA, C _L = 15 pF CMOS Signal Levels	3	3
Output Rise Time (10 - 90%)	t _R		20		ns	I _F = 12 mA, C _L = 15 pF CMOS Signal Levels		
Output Fall Time (90 - 10%)	t _F		25		ns	I _F = 12 mA, C _L = 15 pF CMOS Signal Levels		
Common Mode Transient Immunity at Logic High Output	CM _H	10	15		kV/μs	$V_{CM} = 1000 \text{ V}, T_A = 25^{\circ}\text{C},$ $I_F = 0 \text{ mA}$	4	4
Common Mode Transient Immunity at Logic Low Output	CM _L	10	15		kV/μs	$V_{CM} = 1000 \text{ V}, T_A = 25^{\circ}\text{C},$ $I_F = 12 \text{ mA}$	5	5


Package Characteristics


All Typicals at $T_A = 25$ °C.

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions
Input-Output Insulation	I _{I-O}			1	μА	45% RH, t = 5 s V _{I-O} = 3 kV dc, T _A = 25°C
Input-Output Momentary Withstand Voltage	V _{ISO}	3750			Vrms	RH \leq 50%, t = 1 min., T _A = 25°C
Input-Output Resistance	R _{I-O}		10 ¹²		Ω	$V_{I-O} = 500 \text{ V dc}$
Input-Output Capacitance	C _{I-O}		0.6		pF	f = 1 MHz, T _A = 25°C

Notes:

- 1. t_{PHL} propagation delay is measured from the 50% level on the risiing edge of the input pulse to the 2.5 V level of the falling edge of the V_O signal. t_{PLH} propagation delay is measured from the 50% level on the falling edge of the input pulse to the 2.5 V level of the rising edge of the V_O signal.
- 2. PWD is defined as |t_{PHL} t_{PLH}|.
- 3. t_{PSK} is equal to the magnitude of the worst case difference in t_{PHL} and/or t_{PLH} that will be seen between units at any given temperature within the recommended operating conditions.
- 4. CM_H is the maximum tolerable rate of rise of the common mode voltage to assure that the output will remain in a high logic state.
- 5. CM_L is the maximum tolerable rate of fall of the common mode voltage to assure that the output will remain in a low logic state.









Figure 1. Typical input diode forward characteristic.

Figure 2. Typical input threshold current vs. temperature.

Figure 3. Typical logic high $\mbox{O/P}$ supply current vs. temperature.






Figure 4. Typical logic low O/P supply current vs. temperature.

Figure 5. Typical switching speed vs. pulse input current.

Application Information

Bypassing and PC Board Layout

The HCPL-0708 optocoupler is extremely easy to use. No external interface circuitry is required because the HCPL-0708 uses high-speed CMOS IC technology allowing CMOS logic to be connected directly to the inputs and outputs.

As shown in Figure 6, the only external component required for proper operation is the bypass capacitor. Capacitor values should be between 0.01 μ F and 0.1 μ F. For each capacitor, the total lead length between both ends of the capacitor and the power-supply pins should not exceed 20 mm. Figure 7 illustrates the recommended printed circuit board layout for the HPCL-0708.




Figure 6. Recommended printed circuit board layout.




Figure 7. Recommended printed circuit board layout.

Propagation Delay, Pulse-Width Distortion and Propagation Delay Skew

Propagation Delay is a figure of merit which describes how quickly a logic signal propagates through a system. The propagation delay from low to high (t_{PLH}) is the amount of time required for an input signal to propagate to the output, causing the output to change from low

to high. Similarly, the propagation delay from high to low (t_{PHL}) is the amount of time required for the input signal to propagate to the output, causing the output to change from high to low. See Figure 8.




Figure 8.

Pulse-width distortion (PWD) is the difference between t_{PHL} and t_{PLH} and often determines the maximum data rate capability of a transmission system. PWD can be expressed in percent by dividing the PWD (in ns) by the minimum pulse width (in ns) being transmitted. Typically, PWD on the order of 20 - 30% of the minimum pulse width is tolerable; the exact figure depends on the particular application.

Propagation delay skew, t_{PSK}, is an important parameter to consider in parallel data applications where synchronization of signals on parallel data lines is a concern. If the parallel data is being sent through a group of optocouplers, differences in propagation delays will cause the data to arrive at the outputs of the optocouplers at different times. If this difference in propagation delay is large enough it will determine the maximum rate at which parallel data can be sent through the optocouplers.




Figure 9. Propagation delay skew waveform.

Propagation delay skew represents the uncertainty of where an edge might be after being sent through an optocoupler. Figure 10 shows that there will be uncertainty in both the data and clock lines. It is important that these two areas of uncertainty not overlap, otherwise the clock signal might arrive before all of the data outputs have settled, or some of the data outputs may start to change before the clock signal has arrived. From these considerations, the absolute minimum pulse width that can be sent

Propagation delay skew is defined as the difference between the minimum and maximum propagation delays, either t_{PLH} or t_{PHL} , for any given group of optocouplers which are operating under the same conditions (i.e., the same drive current, supply voltage, output load, and operating temperature). As illustrated in Figure 9, if the inputs of a group of optocouplers are switched either ON or OFF at the same time, t_{PSK} is the difference between the shortest propagation delay, either t_{PLH} or t_{PHL} , and the longest propagation delay, either t_{PLH} or t_{PHL} .

As mentioned earlier, t_{PSK} can determine the maximum parallel data transmission rate. Figure 10 is the timing diagram of a typical parallel data application with both the clock and data lines being sent through the optocouplers. The figure shows data and clock signals at the inputs and outputs of the optocouplers. In this case the data is assumed to be clocked off of the rising edge of the clock.




Figure 10. Parallel data transmission example.

through optocouplers in a parallel application is twice t_{PSK} . A cautious design should use a slightly longer pulse width to ensure that any additional uncertainty in the rest of the circuit does not cause a problem.

The HCPL-0708 optocouplers offer the advantage of guaranteed specifications for propagation delays, pulsewidth distortion, and propagation delay skew over the recommended temperature and power supply ranges.

For product information and a complete list of distributors, please go to our web site: **www.avagotech.com**