SLLS172A ~ MAY 1994

- Integrated Asynchronous Communications Element Compatible With PCMCIA PC Card Standard Release 2.01
- Consists of a Single TL16C550 ACE Plus PCMCIA Interface Logic
- Provides Common I-Bus/Z-Bus Microcontroller Inputs for Most Intel and Zilog Subsystems
- Fully Programmable 256-Byte Card Information Structure and 8-Byte Card Configuration Register
- Adds or Deletes Standard Asynchronous Communication Bits (Start, Stop and Parity) to or From Serial Data Stream
- Independently Controlled Transmit, Receive, Line Status, and Data Set Interrupts
- Selectable Serial-Bypass Mode Provides Subsystem With Direct Parallel Access to the FIFOs

- Fully Programmable Serial-Interface Characteristics:
 - 5-, 6-, 7-, or 8-Bit Characters
 - Even-, Odd-, or No-Parity Bit Generation and Detection
 - 1-, 1 1/2-, or 2-Stop Bit Generation
 - Baud-Rate Generation
- Fully Prioritized Interrupt System Controls
- Modem Control Functions
- Provides TL16C450 Mode at Reset Plus Selectable Normal TL16C550 Operation or Extended 64-Byte FIFO Mode
- Selectable Auto-RTS Mode Deactivates RTS at 14 Bytes in 550 Mode and at 56 Bytes in Extended 550 Mode
- Selectable Auto-CTS Mode Deactivates Serial Transfers When CTS is Inactive

description

The TL16PC564A[†] is designed to provide all the functions necessary for a Personal Computer Memory Card International Association (PCMCIA) universal asynchronous receiver transmitter (UART) subsystem interface. This interface provides a serial-to-parallel conversion for data to and from a modem coder-decoder/digital signal processor (CODEC/DSP) function to a PCMCIA parallel data-port format. A computer central processing unit (CPU), through a PCMCIA host controller, can read the status of the asynchronous communications element (ACE) interface at any point in the operation. Reported status information includes the type of transfer operation in process, the status of the operation, and any error conditions encountered.

Attribute memory consists of a 256-byte card information structure (CIS) and eight 8-byte card configuration registers (CCR). The CIS, implemented with a dual-port random-access memory (DPRAM), is available to both the host CPU and subsystem (modem), as are the CCRs. This DPRAM is used in place of the electrically erasable programmable read-only memory (EEPROM) normally used for the CIS. At power up, attribute memory is initialized by the subsystem.

The TL16PC564A uses a TL16C550 ACE-type core with an expanded 64×11 receiver first-in-first-out (FIFO) memory and a 64×8 transmitter FIFO memory. The receiver trigger logic flags have been adjusted in order to take full advantage of the increased capacity when in the extended mode. In addition, eight of the UART registers have been mapped into the subsystem (modem) memory space as read-only registers. This allows the subsystem to read UART status information.

A subsystem-selectable serial-bypass mode has been implemented to allow the subsystem to bypass the serial portion of the UART and write directly to the receiver FIFO and read directly from the transmitter FIFO. Interrupt operation is not affected in this mode.

The TL16PC564A is packaged in a 100-pin thin quad flat package (PZ).

† Patent pending

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright @ 1994, Texas Instruments incorporated






PZ PACKAGE (TOP VIEW) □ HD2 EXTEND d 75 STSCHG VTEST C 74 REG SSAB [3 73 V_{CC} NPACK GND C 72 ARBCLKI 🗖 GND C 6 ☐ TESTOUT 70 GND GND ARBCLKO E 69 ARBPGM0 68 ARBPGM1 d RESET 67 V_{CC} RST GND 11 65 □ SA7 NANDOUT GND DIOWR 12 64 DIORD 13 63 SAD7 [14 SAD6 [15 D CE2 62 □ SA6 61 Б vcc GND [16 60 SAD5 | 17 SAD4 | 18 SAD3 | 19 SAD2 | 20 VCC | 21 59 □ SA5 58 □ SA4 □ SA3 57 🗅 SA2 56 □ SA1 55 54 GND 53 SA0 52 VCC 51 UARTCLK SIN CONTRACTOR OF CONTRACTOR O BAUDOUT I GND I BCLK I GND I



[†] The terminal names not enclosed in parentheses correspond to an Intel microcontroller signal, and the terminal names enclosed in parentheses correspond to a Zilog microcontroller signal.

block diagram



† Bit 0 is the least significant bit.



Terminal Functions

| TERMINAL | | INTER- | 1/0 | DESCRIPTION | |
|--|---|--------|---|--|--|
| NAME | NO. | FACET | "0 | | |
| ALE (ĀS) | 26 | S | ı | Address-latch enable/address strobe. ALE(AS) is an address-latch enable in the Intel mode and an address strobe in the Zilog mode. ALE (AS) is active high for an Intel subsystem and active low for a Zilog subsystem. | |
| ARBCLKO | 7 | М | 0 | Arbitration clock output. ARBCLKO is equal to the input on ARBCLKI divided by the binary-coded divisor input on ARBPGM (1-0). | |
| ARBCLKI | 5 | М | 1 | Arbitration clock input. ARBCLKI is the base clock used in arbitration for the attribute memory DRAM and the reset validation circuitry. | |
| ARBPGM0 ARBPGM1 | 8 9 | M | ı | Arbitration clock divisor program. These two bits are used to set the divisor for ARBCLKI. Divide by 1, 2, 4, and 8 are available. | |
| BAUDOUT | 38 | U | 0 | Baud output. BAUDOUT is an active-low 16x signal for the transmitter section of the UART. The clock rate is established by the reference clock (UARTCLK) frequency divided by a divisor specified by the baud generator divisor latches. BAUDOUT may also be used for the receiver section by tying this output to the RCLK input. | |
| CE1 CE2 | 94 62 | Н | 1 | Card enable 1 and card enable 2 are active-low signals. CE1 enables even-numbered address bytes, and CE2 enables odd-numbered address bytes. A multiplexing scheme based on HA0, CE1, and CE2 allows an 8-bit host to access all data on HD0 through HD7 if desired. These signals have internal pullup resistors. | |
| CS | 32 | S | - | Chip-select. CS is the active-low chip select from the Zilog or Intel microcontroller. | |
| CTS | 49 | Ų | I | Clear to send. CTS is an active-low modern-status signal whose condition can be checked by reading bit 4 (CTS) of the modern-status register (MSR). Bit 0 (delta clear to send) of the MSR indicates that the signal has changed states since the last read from the MSR. If the modern-status interrupt is enabled when CTS changes states, an interrupt is generated. | |
| DCD | 48 | U | ı | Data-carrier detect. DCD is an active-low modern-status signal whose condition can be checked by reading bit 7 (DCD) of the MSR. Bit 3 (delta data-carrier detect) of the MSR indicates that the signal has changed states since the last read from the MSR. If the modern-status interrupt is enabled when DCD changes states, an interrupt is generated. | |
| DSR | 46 | U | ı | by reading bit 5 (DSR) of the MSR. Bit 1 (delta data-set ready) of the MSR indicates signal has changed states since the last read from the MSR. If the modern-status intenabled when DSR changes states, an interrupt is generated. | |
| DTR | 34 | U | enabled when DSR changes states, an interrupt is generated. O Data terminal ready. DSD is an active-low signal. When active, DTR informs to data set that the UART is ready to establish communication. DTR is placed in the by setting the DTR bit 0 of the modern-control register (MCR) to a high level. In the inactive state either as a result of a reset, doing a loop-mode operation, to 0 (DTR) of the MCR. | | |
| EXTEND | 1 | U | ; I | FIFO extend. When EXTEND is high, the UART is configured as a standard TL16C550 with 16-byte transmit and receive FIFOs. When EXTEND is low and FIFO control register (FCR) bit 5 is high, the FIFOs are extended to 64 bytes and the receiver-interrupt trigger levels adjust accordingly. EXTEND low in conjunction with FIFO-control register (FCR) bit 4 set high enables the auto-RTS function. | |
| GND | 4, 6, 13,16,30, 39,41,43,54, 66, 68, 69,80,91 | М | | Common ground | |
| HA0 HA1 HA2 HA3 HA4 HA5 HA6 HA7 HA8 HA8 | 78 79 81 82 83 84 85 87 90 | H | 1 | The 10-bit address bus is used to address the attribute memory (bits 1-8) and to address the internal UART as either PCMCIA I/O (bits 0-2) or as a standard COM port (bits 0-9). | |

[†] Host = H, Subsystem = S, UART = U, Miscellaneous = M





3–16

SLLS172A - MAY 1994

Terminal Functions (Continued)

| TERMINAL | | INTER- | | | |
|--------------|----------|--------|-----|--|--|
| NAME | NO. | FACET | 1/0 | DESCRIPTION | |
| HD0 | 77 | н | 1/0 | The 8-bit bidirectional data bus is used to transfer data to and from the attribute memory and | |
| HD1 | 76 | | | the internal UART. | |
| HD2 | 75 | | ŀ | | |
| HD3 | 100 | | 1 | | |
| HD4 | 99 | | ! | | |
| HD5 | 98 | | l | | |
| HD6 | 96 | | l | | |
| HD7 | 95 | | İ | | |
| INPACK | 71 | Н | 0 | Input port acknowledge. INPACK is an active-low output signal that is asserted when the card responds to an I/O read cycle at the address on the HA bus. | |
| ĪŌRD | 63 | Н | I | I/O read strobe. IORD is an active-low input signal activated to read data from the card's I/O space. The REG signal and at least one of the card enable inputs (CE1, CE2) must also be active for the I/O transfer to take place. This signal has an internal pullup resistor. | |
| IOWR | 64 | Н | I | I/O write strobe. IORW is an active-low input signal activated to write data to the card's I/O space. The REG signal and at least one of the card enable inputs (CE1, CE2) must also be active for the I/O transfer to take place. This signal has an internal pullup resistor. | |
| IREQ | 88 | Н | 0 | Interrupt request. IREQ is an active-low output signal asserted by the card to indicate to the host CPU that a card device requires host software service. This signal doubles as READY/BUSY during power-up initialization. | |
| IRQ | 27 | s | 0 | Interrupt request. This active-high IRQ to the subsystem indicates a host CPU write to attribute memory has occurred. | |
| NANDOUT | 12 | М | 0 | This is a production test output. | |
| ŌĒ | 93 | Н | I | Output enable. \overline{OE} is an active-low input signal used to gate memory read data from the card. This signal has an internal pullup resistor. | |
| OUT1 OUT2 | 37 44 | C | 0 | Output 1 and output 2 are active-low signals. OUT1 and OUT2 are user-defined output termina that are set to their active state by setting respective MCR bits (OUT1 and OUT2) high. OUT and OUT2 are set to their inactive (high) state as a result of a reset, doing loop-mode operation or by resetting bit 2 (OUT1) or bit 3 (OUT2) of the MCR. This signal has an open-drain output | |
| RCLK | 40 | U | ŀ | Receiver clock. RCLK is the 16x-baud-rate clock input for the receiver section of the UART | |
| RD(DS) | 29 | S | ŀ | Read enable or data strobe input. RD(DS) is the active-low read enable in the Intel mode the active-low data strobe in the Zilog mode. | |
| REG | 73 | Н | _ | Attribute memory select. This active-low input signal is generated by the host CPU accesses attribute memory (OE and WE active) and I/O space (IORD or IOWR active). PCMC common memory access is excluded. This signal has an internal pullup resistor and hystere on the input buffer. | |
| RESET | 67 | Н | - | Reset. RESET is an active-high input that serves as the master reset for the device. RESI clears the UART, placing the card in an unconfigured state. This signal has an internal pull resistor. | |
| RI | 50 | U | ł | Ring indicator. $\overline{\text{RI}}$ is an active-low modern-status signal whose condition can be checked b reading bit 6 (RI) of the MSR. The trailing-edge ring indicator (TERI) bit 2 of the MSR indicate that $\overline{\text{RI}}$ has transitioned from a low to a high state since the last read from the MSR. If the modern-status interrupt is enabled when this transition occurs, an interrupt is generated. | |
| RST | 11 | M | 0 | This is the qualified active-low reset signal. RST has a fail-safe open-drain output. | |
| RTS | 35 | U | 0 | Request to send is an active-low signal. When active, RTS informs the modem of the data set that the UART is ready to receive data. RTS is set to its active state by setting the RTS modem-control register bit and is set to its inactive (high) state either as a result of a reset, doing loop-mode operation, or by resetting bit 1 (RTS) of the MCR. | |

[†] Host = H, Subsystem = S, UART = U, Miscellaneous = M



Terminal Functions (Continued)

| TERMINAL | | INTER- | | DESCRIPTION | |
|--|--|--------|-----|--|--|
| NAME | NO. | FACET | 1/0 | DESCRIPTION | |
| SA0 SA1 SA2 SA3 SA4 SA5 SA6 SA7 | 53 55 56 57 58 59 61 65 | S | ı | When SSAB is high, this is the subsystem address bus and SAD (7-0) is the subsystem d bus. When SSAB is low, this bus is not used and SAD(7-0) is the subsystem multiples address/data bus. | |
| SA8 | 24 | S | ī | Address bit 8 is bit 8 of the subsystem address bus. | |
| SAD0 SAD1 SAD2 SAD3 SAD4 SAD5 SAD6 SAD7 | 25 23 20 19 18 17 15 | S | 1/0 | | |
| SELZ/Ī | 28 | S | 1 | Select Zilog or Intel mode. $SELZ/\bar{1}$ is used to select between a Zilog-like or Intel-like microcontroller. 1 = Zilog, 0 = Intel. | |
| SIN | 33 | U | 1 | Serial data input. SIN moves information from the communication line or modem TL16PC564A UART receiver circuits. Data on the serial bus is disabled when operating loop mode. | |
| SOUT | 45 | U | 0 | Serial out. SOUT is the composite serial data output to a connected communication of SOUT is set to the marking (logic 1) state as a result of a reset. | |
| SSAB | 3 | S | ı | Separate subsystem address bus. SSAB is used to select between a multiplexed address bus subsystem interface (SSAB = 0) and a subsystem interface with separate address and buses (SSAB = 1). This signal has an internal pulldown resistor. | |
| STSCHG | 74 | Н | 0 | Status change. STSCHG is an optional active-low output signal used to alert the host that a subsystem write to attribute memory has occurred. This signal has an open-drain output. | |
| TESTOUT | 70 | М | 0 | This is a production test output. | |
| UARTCLK | 51 | М | 0 | UART clock. UARTCLK is a clock output whose frequency is determined by the frequency on XIN and the divisor value on the PGMCLK register. | |
| Vcc | 10,21,22,36, 47,52,60, 72,86,97 | М | | 3.3-V or 5-V supply voltage | |
| VTEST | 2 | М | ı | VTEST is an active-high production test input with an internal pulldown resistor. It can be open or tied to ground. | |
| WE | 89 | Н | 1 | Write enable. WE is an active-low input signal used for strobing attribute-memory write data into the card. This signal has an internal pullup resistor | |
| WR(R/W) | 31 | S | ı | Write or read/write enable. WR(R/W) is the active-low write enable in the Intel mode and read/write in the Zilog mode. | |
| XIN | 42 | М | 1 | Crystal input. XIN is a clock input divided internally based on the PGMCLK register value, then used as the primary UART clock input. | |

[†] Host = H, Subsystem = S, UART = U, Miscellaneous = M



3-18

detailed description

reset-validation circuit

A reset-validation circuit has been implemented to qualify the active-high RESET input. At power up, the level on the \overline{RST} output is unknown. Whenever RESET is stable for at least 8 ARBCLKIs, \overline{RST} reflects the inverted state of that stable value of RESET. Any changes on RESET must be valid for eight ARBCLKI clocks before the change is reflected on \overline{RST} . This eight-clock filter provides needed hysteresis on the master reset input. \overline{RST} is driven by a low-noise, open-drain, fail-safe output buffer.

host CPU memory map

The host CPU attribute memory space is mapped as follows:

| Host CPU Address Bits 9-1 (HA0 = 0) | Attribute Memory Space |
|-------------------------------------|------------------------|
| 0 – 255 | CIS |
| 256 | CCR0 |
| 257 | CCR1 |
| 258 | CCR2 |
| 259 | CCR3 |
| 260 | CCR4 |
| 261 | CCR5 |
| 262 | CCR6 |
| 263 | CCR7 |

The host CPU I/O space is mapped as follows:

| | | Address | Mode (he | x) | |
|---------------------------|------|---------|-------------|------|--|
| Normal Mode | COM1 | COM2 | COM3 | COM4 | I/O Space |
| $0 (DLAB = 0)^{\dagger}$ | 3F8 | 2F8 | 3E8 | 2E8 | UART receiver buffer register (RBR) - read only |
| $0 (DLAB = 0)^{\dagger}$ | 3F8 | 2F8 | 3E8 | 2E8 | UART transmitter holding register (THR) - write only |
| $0 (DLAB = 1)^{\dagger}$ | 3F8 | 2F8 | 3E8 | 2E8 | UART divisor latch LSB (DLL) |
| $1 (DLAB = 0)^{\dagger}$ | 3F9 | 2F9 | 3E9 | 2E9 | UART interrupt-enable register (IER) |
| 1 (DLAB = 1) [†] | 3F9 | 2F9 | 3E9 | 2E9 | UART divisor latch MSB (DLM) |
| 2 | 3FA | 2FA | 3EA | 2EA | UART interrupt-identification register (IIR) - read only |
| 2 | 3FA | 2FA | 3EA | 2EA | UART FIFO control register (FCR) - write only |
| 3 | 3FB | 2FB | 3 EB | 2EB | UART line-control register (LCR) |
| 4 | 3FC | 2FC | 3EC | 2EC | UART modem-control register (MCR) - bit 5 read only |
| 5 | 3FD | 2FD | 3ED | 2ED | UART line-status register (LSR) |
| 6 | 3FE | 2FE | 3EE | 2EE | UART modem-status rgister (MSR) |
| 7 | 3FF | 2FF | 3EF | 2EF | UART scratch register (SCR) |

[†] DLAB is bit 7 of the line-control register (LCR).

subsystem memory map

The subsystem attribute memory space is mapped as follows:

| Subsystem Address Bits 8-0 | Attribute Memory Space |
|----------------------------|------------------------|
| 0 – 255 | CIS |
| 256 | CCR0 |
| 257 | CCR1 |
| 258 | CCR2 |
| 259 | CCR3 |
| 260 | CCR4 |
| 261 | CCR5 |
| 262 | CCR6 |
| 263 | CCR7 |





POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

subsystem memory map (continued)

The subsystem control space is mapped as follows:

| Subsystem Address Bits 8-0 | Control Space |
|----------------------------|------------------------------|
| 272 | Control Register |
| 288 | PGMCLK Register (write only) |

The subsystem UART space is mapped as follows:

| Subsystem Address Bits 8-0 | UART Space |
|----------------------------|------------------------------------|
| 304 | UART MCR bit 5 (write only) |
| 304 | UART DLL (read only) |
| 305 | UART IER (read only) |
| 306 | UART FCR (read only) |
| 307 | UART LCR (read only) |
| 308 | UART MCR (read only) |
| 309 | UART LSR (read only) |
| 310 | UART MSR (read only) |
| 311 | UART DLM (read only) |
| 320 | UART transmitter FIFO (read only)† |
| 320 | UART receiver FIFO (write only) |

[†] Only when serial bypass mode is enabled

host CPU/attribute-memory interface

The host CPU/attribute-memory interface is comprised of one port of the internal DPRAM, the eight CCRs, and necessary control circuitry. Signals HA0 and $\overline{CE1}$ are gated together internally so that the output of the gate is low when both signals have been asserted by the host CPU. This output is combined with \overline{REG} and the decoded address, HA(9–1), to provide the chip enable for the DPRAM and CCRs. This composite chip enable in combination with \overline{WE} or \overline{OE} allows writes and reads to the DPRAM and CCRs.

subsystem/attribute-memory interface

The subsystem/attribute-memory interface is comprised of the second port of the internal DPRAM, the eight CCRs, and necessary control circuitry. When in multiplexed mode (SSAB = 0), the combination of signals SELZ/ \overline{l} and ALE(\overline{AS}) allows either a positive-pulse Intel or a negative-pulse Zilog address latch-enable strobe to latch the address on SA8 and SAD(7-0). When in the Zilog mode (SELZ/ \overline{l} high), the combination of read/write $\overline{[WR(R/W)]}$, data strobe $\overline{[RD(DS)]}$, and decoded address allows ZBUS access. When in the Intel configuration (SELZ/ \overline{l} low), the combination of read $\overline{[RD(DS)]}$, write $\overline{[WR(R/W)]}$, and decoded address allows IBUS access.

When in nonmultiplexed mode (SSAB = 1), SA(7-0) become the lower-order address bits, SAD(7-0) are strictly the bidirectional data bus, and $ALE(\overline{AS})$ is nonfunctional. All other interface signals function the same.

| SSAB | SELZ/Ī | RD(DS) | $\overline{WR}(R/\overline{W})$ | Address | Operation |
|------|--------|--------|---------------------------------|---------------|-------------|
| 0 | 0 | o i | 1 | SA8, SAD(7-0) | Intel read |
| 0 | 0 | 1 | 0 | SA8, SAD(7-0) | Intel write |
| 0 | 1 | 0 | 1 | SA8, SAD(7-0) | Zilog read |
| 0 | 1 | 0 | 0 | SA8, SAD(7-0) | Zilog write |
| 1 | 0 | 0 | 1 | SA(8-0) | Intel read |
| 1 | 0 | 1 | 0 | SA(8-0) | Intel write |
| 1 | 1 | 0 | 1 | SA(8-0) | Zilog read |
| 1 | 1 | 0 | 0 | SA(8-0) | Ziloa write |

8961724 0095727 T25 **■**



attribute-memory arbitration

Arbitration for the attribute memory is necessary whenever there is simultaneous access to the same DPRAM or CCR address for the conditions of:

- Host CPU read and subsystem write
- Host CPU write and subsystem read
- Host CPU write and subsystem write

If arbitration were not provided, attribute-memory data would be corrupted and invalid data read due to uncontrolled access to the same DPRAM or CCR address.

The arbitration control circuitry synchronizes the asynchronous accesses of the host CPU and subsystem to the DPRAM and CCR and controls the access based on the pending host CPU and subsystem attribute-memory operation. The synchronizing and control circuitry needs a clock called the arbitration clock. The external clock (ARBCLKI) goes through a programmable divider and can be divided by one, two, four, or eight to generate a clock frequency within an allowed range for the arbitration logic to work correctly. The output of this frequency divider is named ARBCLKO. The programmable divider bits are defined as follows:

| ARBPGM1 | ARBPGM0 | INTERNAL ARITRATION CLOCK |
|---------|---------|---------------------------|
| L | L | ARBCLKI/1 |
| L | н | ARBCLKI/2 |
| Н | L | ARBCLKI/4 |
| Н | Н | ARBCLKI/8 |

The upper period limit of ARBCLKO is N/6, where N (ns) is the shortest of the two attribute-memory accesses, host CPU or subsystem. The lower period limit of ARBCLKO is based on the DPRAM specifications at the supply voltage used:

5 V = 14-ns clock cycle (71 MHz)

3.3 V = 26 -ns clock cycle (38.5 MHz)

For any arbitration condition, attribute-memory access is controlled to ensure valid data is read for a port that is doing a read operation and valid data is written for a port that is doing a write operation. When both the host CPU and subsystem are performing simultaneous write operations to the same address, the host CPU is allowed to write and the subsystem write is ignored.

host CPU/subsystem handshake

Two signals are provided for handshaking between the host CPU and the subsystem. The active-high IRQ signifies to the subsystem that the host CPU has written data into attribute memory. The subsystem can clear IRQ by writing a one to bit 6 of the subsystem control register. The active-low STSCHG signifies to the host CPU that the subsystem has written data to attribute memory provided bit 2 of the subsystem control register (STSCHG enable) is high. The host CPU can clear STSCHG by reading any location in attribute memory. The control of these signals is synchronized to ARBCLKO to ensure there are no false assertions/deassertions.

There is additional arbitration performed for instances of simultaneous assertion/deasseration of IRQ or STSCHG. If a subsystem write and host CPU read occur simultaneously, STSCHG may be briefly deasserted prior to being asserted, but the write ultimately wins arbitration. If the host CPU read occurs more than one-half an arbitration clock after the subsystem write, STSCHG is deasserted. IRQ is arbitrated in a similar fashion.



host CPU/UART interface

The UART select is derived from either host CPU address information or logic levels on $\overline{CE1}$, $\overline{CE2}$ and \overline{REG} . In the address mode, host CPU address bits HA9, HA7, HA6, HA5, and HA3 are combined with conditional derivatives of HA4 and HA8 to select the UART (HA4 and HA8 are used to select COM ports 1–4 based on settings in the subsystem control register). $\overline{CE1}$ and $\overline{CE2}$ are combined such that either of these two signals in combination with \overline{REG} enable the UART in the event that these signals are present. In the event that $\overline{CE1}$ or $\overline{CE2}$ are not present, the UART must be accessed in the address mode previously described. The UART select in conjunction with \overline{IORD} and \overline{IOWR} allows host CPU accesses to the UART. Host CPU address bits HA2–HA0 are decoded to select which UART register is to be accessed.

All UART registers remain intact with the exception of the FIFO control register (FCR) and the modem-control register (MCR). The FCR (host CPU write-only address 2) bits 4 and 5 in conjunction with EXTEND control RTS operation and FIFO depth as follows:

| BIT 5 | BIT 4 | EXTEND | RTS OPERATION | FIFO DEPTH |
|-------|-------|--------|---------------|------------|
| Х | Х | Н | Normai | 16 bytes |
| 0 | 0 | L | Normal | 16 bytes |
| 0 | 1 | L | Auto | 16 bytes |
| 1 | 0 | L | Normal | 64 bytes |
| 1 | 1 | L | Auto | 64 bytes |

FCR bit 5 high and EXTEND low redefine the receiver FIFO trigger levels set by FCR bits 6 and 7 as follows:

| BIT 7 | BIT 6 | TRIGGER LEVEL |
|-------|-------|---------------|
| 0 | 0 | 1 |
| 0 | 1 | 16 |
| 1 | 0 | 32 |
| 1 | 1 | 56 |

The MCR (host CPU address 4) bit 5 is read only. This bit is controlled by the subsystem to enable (high) the auto-CTS mode of operation

subsystem/UART interface

The UART provides a serial-communications channel to the subsystem with enhanced RTS control (see auto-RTS description). This channel is capable of operating at 115 kbps and is the main communications channel to the subsystem (refer to the TL16C550 specification for the detailed description of the serial-communications channel).

Many of the UART registers have been mapped into the subsystems memory space as read only. In addition, MCR bit 5 (subsystem address 130 hex) is controlled by the subsystem to enable (High) auto-CTS. The subsystem can read the MCR at address 134 hex. When reading the FCR (subsystem address 132 hex), bits 1 and 2 are always high, and bits 4 and 5 are low only when EXTEND is low and the host CPU has set them high (64-byte FIFOs and auto-RTS enabled) (refer to the subsystem memory map).

8961724 0095729 8T8 📼



subsystem control register

The subsystem control register is an 8-bit register located at subsystem address 110 (hex). This register is programmed based on host CPU configuration information and has a default selection of COM2 after a valid reset. The bit definitions are as follows (0 = lsb):

Bits 0 and 1 define which host COM port the UART is connected to when the chip is in the address mode. COM2 is the default (power-up) condition.

| BIT 1 | BIT 0 | COM PORT |
|-------|-------|----------|
| 0 | 0 | COM1 |
| 1 | 0 | COM2 |
| 0 | 1 | СОМЗ |
| 1 | 1 | COM4 |

Bit 2 is a host CPU interrupt-enable bit. When this bit is set, any subsystem attribute-memory write cycle causes STSCHG to be asserted. This bit is cleared after a valid reset.

Bit 3 enables or disables address-mode selection as described in the host CPU/UART interface description. This bit is cleared (disabling the address mode) after a valid reset.

Bits 4 and 5 together ensure adherence to PCMCIA power-up requirements. At power up, the card must operate as a memory card and all host CPU I/O operations must be disabled. IREQ, which doubles as the host CPU READY/BUSY line, powers up low, indicating that the memory card is busy. Once the subsystem initializes attribute memory, the subsystem sets bit 4 to indicate that the memory card is ready. Then bit 5 is reset, changing the configuration from a memory card to an I/O card, enabling host CPU UART accesses. IREQ now becomes the host CPU interrupt-request line.

| BIT 5 | BIT 4 | |
|-------|-------|---|
| 1 | 0 | Memory card, I/O operation (UART) disabled; IREQ is low, indicating card is busy (power-up and reset condition) |
| 1 | 1 | Memory card, I/O operation (UART) disabled; IREQ is high, indicating card is ready |
| 0 | Х | I/O card, I/O operation (UART) enabled; IREQ now functions as the host CPU interrupt-request line |


Bit 6 is a self-clearing bit that resets the subsystem IRQ signal. Writing a one to this location clears the IRQ interrupt.

Bit 7 enables or disables serial-bypass mode as described in the subsystem serial-bypass-mode description. This bit is cleared (disabling serial-bypass mode) after a valid reset.

subsystem PGMCLK register/divide-by-n circuit

The subsystem PGMCLK register is a 6-bit write-only register located at address 120 hex and is used to select the divisor of the divide-by-n-and-a-half circuitry. Any write to this register generates a reset to the UART and the divide-by-n circuitry.

The divide-by-n circuitry allows for a divisor from 0 to 31.5 in 0.5 increments (PGMCLK0 is the half bit). The divided clock output is used to drive the UART clock input and can be seen on UARTCLK. The UART requires a clock with a minimum high pulse duration of 50 ns and a minimum low pulse duration of 50 ns (10-MHz maximum operating frequency). A programmed divisor between 2 and 7.5 drives the UART clock low for one XIN clock cycle for integer divisors and one-and-a-half XIN clock cycles for integer-plus-a-half divisors. A programmed divisor of eight or greater drives the UART clock low for four XIN clock cycles for integer divisors and four-and-a-half XIN clock cycles for integer-plus-a-half divisors. Based on the above parameters, the acceptable XIN/divisor combinations can be derived. The precision of the programmable clock generator for integer-plus-a-half divisors depends on the closeness to a 50% duty cycle for the XIN input clock.





subsystem PGMCLK register/divide-by-n circuit (continued)

| PGMCL | K(0-5) VALUE (HEX) | RESULT |
|-------|--------------------|-------------------------------|
| 0 | (0) | No clock (driven high) |
| 0.5 | (1) | Divide-by-1 |
| 1 | (2) | Divide-by-1 |
| 1.5 | (3) | Divide-by-1 |
| 2 | (4) to 31.5 (3F) | Divide-by-2 to divide-by-31.5 |

subsystem serial-bypass mode

The optional serial-bypass mode is implemented to allow a high-throughput path to/from the host CPU. When this mode is enabled and subsystem control register bit 7 is high, the serial portion of the UART is bypassed and the subsystem has direct parallel access to the receiver FIFO (write address 140 hex) and the transmitter FIFO (read address 140 hex). All host CPU interrupts operate normally except for receiver parity, framing, and breaking interrupts.

auto-CTS operation

The optional auto-CTS operation is implemented so that the host CPU cannot overflow the modern receive buffer. Auto-CTS operation is enabled when the subsystem sets MCR (subsystem address 130 hex) bit 5 high. When enabled, deactivating CTS (high) halts the transmitter section of the UART after it completes the current transfer. Once CTS is reactivated (low) by the modern, transfers resume. Interrupt operation is not affected by enabling auto-CTS.

auto-RTS operation

The optional auto-RTS operation is implemented so that the subsystem cannot overflow the receiver FIFO. Auto-RTS operation is enabled when FCR bit 4 is high and EXTEND is low and operates independently from the trigger-level circuitry. In the 16-byte FIFO mode, the RTS bit in the modem-control register (bit 1) clears when 14 characters are in the receive FIFO. This action causes RTS to go high (inactive). In the 64-byte FIFO mode, the MCR RTS bit clears when 56 characters are in the receiver FIFO. Interrupt operation is not affected and operates the same way in either auto-RTS or nonauto-RTS mode. If enabled, a receive-data-available interrupt occurs after the trigger level is reached. The MCR RTS bit must then be set by the host CPU after the receiver FIFO has been read.

power consumption

The TL16PC564A has low power consumption under the following conditions:

- 32-MHz signal on XIN
- Divide-by-n is set to give a 1.8432-MHz UARTCLK signal
- Nominal data
- V_{CC} = 5 V

The current (I_{CC}) and power consumption are 18 mA (typical) and 90 mW (typical), respectively. These current and power figures fluctuate with changes in the above conditions.



absolute maximum ratings over operating free-air temperature ranget

| Supply voltage range, V _{CC} | 0.5 V to 6 V |
|--|----------------------------------|
| Input voltage range, V _I (standard) | 0.5 V to V _{CC} + 0.5 V |
| Input voltage range, V _I (fail safe) | 0.5 V to 6.5 V |
| Output voltage range, VO (standard) | 0.5 V to V _{CC} + 0.5 V |
| Output voltage range, VO (fail safe) | 0.5 V to 6.5 V |
| Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 1) | ±20 mA |
| Output clamp current, IOK (VO < 0 or VO > VCC) (see Note 2) | ±20 mA |
| Operating free-air operating temperature range, T _A | 0°C to 70°C |
| Storage temperature range | 65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

low voltage (3.3 V nominal)

| | | MIN | NOM | MAX | UNIT |
|---------------------------------------|---|--------------------|-----|--------------------|------|
| Supply voltage, VCC | | 3 | 3.3 | 3.6 | V |
| Input voltage, V _I | | 0 | | VCC | V |
| High-level input voltage (CMOS), | V _{IH} (see Note 1) | 0.7V _{CC} | | | ٧ |
| Low-level input voltage (CMOS), | V _{IL} (see Note 1) | | | 0.3V _{CC} | ٧ |
| Output voltage, VO (see Note 2) | | 0 | | 20 | > |
| High-level output current, IOH | All outputs except RST, STSCHG, OUT1, OUT2 (see Note 4) | | | 1.8 | mA |
| | All outputs except RST | | | 3.2 | mA |
| Low-level output current, IOL | RST | | | 6.4 | IIIA |
| Input transition time, t _t | | 0 | | 25 | ns |
| Operating free-air temperature ra | nge, T _A | 0 | 25 | 70 | ů |
| Junction temperature range, TJ (s | see Note 3) | 0 | 25 | 115 | °C |

standard voltage (5 V nominal)

| | | MIN | NOM | MAX | UNIT |
|---------------------------------------|---|--------------------|-----|--------------------|------|
| Supply voltage, V _{CC} | | 4.75 | 5 | 5.25 | ٧ |
| Input voltage, V _I | | 0 | | Vcc | ٧ |
| High-level input voltage (CMOS), | V _{IH} | 0.7V _{CC} | | | ٧ |
| Low-level input voltage (CMOS), | VIL | | | 0.2V _{CC} | ٧ |
| Output voltage, VO (see Note 2) | | 0 | | Vcc | ٧ |
| High-level output current, IOH | All outputs except RST, STSCHG, OUT1, OUT2 (see Note 4) | | | 4 | mA |
| I am land and a second land | All outputs except RST | | | 4 | mA |
| Low-level output current, IOL | RST | | | 8 | |
| Input transition time, t _t | | 0 | | 25 | ns |
| Operating free-air temperature ra | nge, TA | 0 | 25 | 70 | °C |
| Junction temperature range, TJ (s | see Note 3) | 0 | 25 | 115 | °C |

NOTES: 1. Meets TTL levels, VIHmin = 2 V and VILmax = 0.8 V on nonhysteresis inputs

^{4.} RST, STSCHG, OUT1, and OUT2 are open-drain outputs, so IOH does not apply.





POST OFFICE BOX 655303 DALLAS, TEXAS 75265

NOTES: 1. Applies for external input and bidirectional buffers. VI > VCC does not apply to fail-safe pins.

Applies for external output and bidirectional buffers. VO > VCC does not apply to fail-safe pins.

^{2.} Applies for external output buffers

These junction temperatures reflect simulation conditions. Absolute maximum junction temperature is 150°C. The customer is responsible for verifying junction temperature.

SLLS172A - MAY 1994

electrical characteristics over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

low voltage (3.3 V nominal)

| | PARAMETER | TEST CONDITIONS | MIN | MAX | UNIT |
|-------------------|--|---|-----------------------|---------------------|------|
| VOH | High-level output voltage | IOH = rated | V _{CC} -0.55 | | ٧ |
| VOL | Low-level output voltage | IOL = rated | | 0.5 | ٧ |
| V _{IT+} | Positive-going input threshold voltage (see Note 5) | | | 0.7 V _{CC} | ٧ |
| V _{IT} _ | Negative-going input threshold voltage (see Note 5) | | 0.3 V _{CC} | | ٧ |
| V _{hys} | Hysteresis (V _{IT+} - V _{IT-}) (see Note 5) | | 0.1 V _{CC} | 0.3 V _{CC} | ٧ |
| loz | 3-state-output high-impedance current (see Note 6) | V _I = V _{CC} or GND | | ±10 | μА |
| IJL | Low-level input current (see Note 7) | V _I = GND | | -1 | μА |
| ΊΗ | High-level input current (see Note 8) | VI = VCC | | 1 | μА |

standard voltage (5 V nominal)

| | PARAMETER | TEST CONDITIONS | MIN | MAX | UNIT |
|-------------------|--|---|----------------------|---------------------|------|
| Vон | High-level output voltage | IOH = rated | V _{CC} -0.8 | | ٧ |
| VOL | Low-level output voltage | IOL = rated | | 0.5 | ٧ |
| V _{IT+} | Positive-going input threshold voltage (see Note 5) | | | 0.7 V _{CC} | ٧ |
| V _{IT} _ | Negative-going input threshold voltage (see Note 5) | | 0.2 V _{CC} | | ٧ |
| V _{hys} | Hysteresis (V _{IT+} - V _{IT-}) (see Note 5) | | 0.1 V _{CC} | 0.3 V _{CC} | ٧ |
| loz | 3-state-output high-impedance current (see Note 6) | V _I = V _{CC} or GND | | ±10 | μА |
| IJL | Low-level input current (see Note 7) | V _I = GND | | -1 | μA |
| lн | High-level input current (see Note 8) | VI = VCC | | 1 | μA |

- NOTES: 5. Applies for external input and bidirectional buffers with hysteresis
 - 6. The 3-state or open-drain output must be in the high-impedance state.
 - 7. Specifications only apply with pullup terminator turned off
 - 8. Specifications only apply with pulldown terminator turned off

XIN timing requirements over recommended operating free-air temperature range (see Figure 1)

| | | TEST CONDITIONS | MIN | MAX | UNIT |
|-----|--------------------------------|-------------------------|----------------------------|-----|---------|
| | Input frequency | V _{CC} = 3.3 V | | 50 | MHz |
| | input irequency | V _{CC} = 5 V | | 60 | 1011 12 |
| | Cycle time, XIN | V _{CC} = 3.3 V | V _{CC} = 3.3 V 20 | | ns |
| tc1 | Cycle arrie, Arv | V _{CC} = 5 V | 16.7 | | 115 |
| | Pulse duration, XIN clock high | V _{CC} = 3.3 V | 10 | | |
| tw1 | Puise duration, Ain clock high | V _{CC} = 5 V | 8 | | ns |
| | Pulse duration, XIN clock low | V _{CC} = 3.3 V | 10 | | no |
| tw2 | I dise diration, And clock low | V _{CC} = 5 V | 8 | · | ns |

8961724 0095733 229 🚥



3-26

clock switching characteristics over recommended operating free-air temperature range (see Figure 1)

| | PARAMETER | TEST CONDITIONS | MIN MAX | UNIT |
|-----------------|------------------------------|-------------------------|---------|------|
| | | V _{CC} = 3.3 V | 14 | |
| ^t d1 | Delay time, XIN↑ to UARTCLK↑ | V _{CC} = 5 V | 8 | ns |
| | D. L. C. L. VINI A. HADTOLKI | V _{CC} = 3.3 V | 16 | |
| t _{d2} | Delay time, XIN↓ to UARTCLK↓ | V _{CC} = 5 V | 10 | ns |
| | D. L. L. WINTER HARTON | V _{CC} = 3.3 V | 19.8 | |
| t _{d3} | Delay time, XIN↑ to UARTCLK↓ | V _{CC} = 5 V | 13 | ns |
| | D. I. W. WILL HARTOUCH | V _{CC} = 3.3 V | 20.6 | |
| t _{d4} | Delay time, XIN↑ to UARTCLK↑ | V _{CC} = 5 V | 13.5 | ns |
| | D. I. I. WHILE HADTOUCH | V _{CC} = 3.3 V | 21 | |
| ^t d5 | Delay time, XIN↓ to UARTCLK↑ | V _{CC} = 5 V | 13.8 | ns |

host CPU I/O read-cycle timing requirements over recommended ranges of operating free-air temperature and supply voltage (see Figure 2 and Note 9)

| | | MIN | MAX | UNIT |
|------------------|--|-----|-----|------|
| th1 | Hold time, HA(9−0) valid after IORD↑ | 20 | | пŝ |
| th2 | Hold time, REG↑ valid after IORD↑ | 0 | | ns |
| t _{w4} | Pulse duration, TORD low | 165 | | ns |
| t _{su1} | Setup time, HA(9−0) valid before IORD↓ | 70 | | ns |
| t _{su2} | Setup time, CEx↓ before IORD↓ | 5 | | ns |
| th3 | Hold time, CEx↑ after IORD↑ | 20 | | ns |
| t _{h4} | Hold time, HD(7-0) valid after IORD↑ | 0 | | ns |
| t _{su3} | Setup time, REG↓ before IORD↓ | 5 | | ns |
| td6 | Delay time, HD(7-0) valid after IORD↓ | | 100 | ns |

host CPU I/O read-cycle switching characteristics over recommended ranges of operating free-air temperature and supply voltage (see Figure 2 and Note 9)

| | PARAMETER | MIN | MAX | UNIT |
|-----------------|---------------------------------|-----|-----|------|
| t _{d7} | Delay time, INPACK↓ after IORD↓ | | 45 | ns |
| t _{d8} | Delay time, INPACK↑ after IORD↑ | | 45 | ns |

NOTE 9: The maximum load on INPACK is one LSTTL with 50-pF total load. All timing is measured in nanoseconds.



SLLS172A - MAY 1994

host CPU I/O write-cycle timing requirements over recommended ranges of operating free-air temperature and supply voltage (see Figure 3)

| | | MIN | MAX | UNIT |
|------------------|--|-----|-----|------|
| t _{su4} | Setup time, HD(7-0) valid before IOWR↓ | 60 | | ns |
| th5 | Hold time, HA(9-0) valid after IOWR↑ | 20 | | ns |
| tw6 | Pulse duration, IOWR low | 165 | | ns |
| t _{su5} | Setup time, HA(9-0) valid before IOWR↓ | 70 | | ns |
| th6 | Hold time, REG↑ after IOWR↑ | 0 | | ns |
| tsu6 | Setup time, CEx↓ before IOWR↓ | 5 | | ns |
| t _{h7} | Hold time, CEx↑ after IOWR↑ | 20 | | ns |
| t _{su7} | Setup time, REG↓ before IOWR↓ | 5 | | ns |
| th8 | Hold time, HD(7−0) valid after IOWR↑ | 30 | | ns |

transmitter switching characteristics over recommended ranges of operating free-air temperature and supply voltage (see Figure 4)

| | PARAMETER | TEST CONDITIONS | MIN | MAX | UNIT |
|------------------|-------------------------------|-------------------------|-----|-----|----------------|
| t _{d9} | Delay time, SOUT↓ after IOWR↑ | | 8 | 24 | Baud cycles |
| ^t d10 | Delay time, IREQ↓ after SOUT↓ | | 8 | 8 | Baud cycles |
| ^t d11 | Delay time, IREQ↓ after IOWR↑ | | 16 | 32 | Baud cycles |
| td12 | Delay time, IREQ↑ after IOWR↑ | C _L = 100 pF | | 140 | ns |
| t _{d13} | Delay time, IREQ↑ after IORD↑ | C _L = 100 pF | | 140 | ns |

receiver switching characteristics over recommended ranges of operating free-air temperature and supply voltage (see Figure 5)

| | PARAMETER | TEST CONDITIONS | MIN MAX | UNIT |
|------------------|-------------------------------------|-------------------------|---------|----------------|
| ^t d14 | Delay time, sample CLK↑ after RCLK↑ | | 100 | ns |
| ^t d15 | Delay time, ĬREQ↓ after SIN↓ | | 1 | RCLK cycles |
| ^t d16 | Delay time, IREQ↑ after IORD↑ | C _L = 100 pF | 150 | ns |

modem-control switching characteristics over recommended ranges of operating free-air temperature and supply voltage, $C_L = 100$ pF (see Figure 6)

| | PARAMETER | MIN | MAX | UNIT |
|------------------|---|-----|-----|------|
| ^t d17 | Delay time, RTS, DTR, OUT1, OUT2 ↓ or ↑ after IOWR↑ | | 50 | пѕ |
| ^t d18 | Delay time, ĪREQ↓ after CTS, DSR, DCD↓ | | 30 | ns |
| ^t d19 | Delay time, ĪREQ↑ after ĪORD↑ | | 35 | ns |
| td20 | Delay time, IREQ↓ after RI↑ | | 30 | ns |

8961724 0095735 DT1 **....**



SLLS172A - MAY 1994

host CPU attribute-memory write-cycle timing requirements over recommended ranges of operating free-air temperature and supply voltage (see Figures 7 and 8)

| | | MIN | MAX | UNIT |
|-------------------|--|-----|-----|------|
| t _{c2} | Write cycle tlme, HA(9-0) | 250 | | ns |
| tw8 | Pulse duration, WE low | 150 | | ns |
| t _{su8} | Setup time, CEx↓ before WE↑ | 180 | | ns |
| t _{su9} | Setup time, HA(9-0) before WE↑ (see Note 10) | 180 | | ns |
| t _{su10} | Setup time, HA(9−0) before WE↓ and CEx↓(see Note 10) | 30 | | ns |
| t _{su11} | Setup time, OE ↑ before WE ↓ | 10 | | ns |
| t _h 9 | Hold time, HD(7−0) after WE1 | 30 | | ns |
| t _{rec1} | Recovery time, HA(9-0) after WE↑ | 30 | | ns |
| t _{su12} | Setup time, HD(7−0) before WE↑ | 80 | | ns |
| th10 | Hold time, OE↓ after WE↑ | 10 | | ns |
| t _{su13} | Setup time, CEx↓ before WE↓ | 0 | | ns |
| th11 | Hold time, CEx↑ after WE↑ | 20 | | ns |

NOTE 10: The REG signal timing is identical to address signal timing.

host CPU attribute-memory write-cycle switching characteristics over recommended ranges of operating free-air temperature and supply voltage (see Figure 7)


| | PARAMETER | MIN | MAX | UNIT |
|-------------------|---------------------------------|-----|-----|------|
| ^t dis1 | Disable time, HD(7−0) after WE↓ | | 100 | пѕ |
| tdis2 | Disable time, HD(7−0) after OE↑ | | 100 | ns |
| ten1 | Enable time, HD(7−0) after WE↑ | 5 | | ns |
| t _{en2} | Enable time, HD(7-0) after OE↓ | 5 | | ns |

host CPU attribute-memory read-cycle timing requirements over recommended ranges of operating free-air temperature and supply voltage (see Figure 9)

| | | MIN | MAX | UNIT |
|-------------------|-----------------------------------|-----|-----|------|
| t _{c3} | Read cycle time | 300 | | ns |
| t _{d22} | Delay time, HD(7-0) after HA(9-0) | | 300 | ns |
| t _{d23} | Delay time, HD(7-0) after CEx↓ | | 300 | ns |
| t _{d24} | Delay time, HD(7−0) after OE↓ | | 150 | ns |
| th12 | Hold time, HD(7-0) after HA(9-0) | 0 | | ns |
| t _{su14} | Setup time, CEx↓ before OE↓ | 0 | | ns |
| t _{h13} | Hold time, HA(9−0) after OE↑ | 20 | | ns |
| tsu15 | Setup time, HA(9−0) before OE↓ | 30 | | ns |
| th14 | Hold time, CEx↑ after OE↑ | 20 | | ns |

host CPU attribute-memory read-cycle switching characteristics over recommended ranges of operating free-air temperature and supply voltage (see Figure 9)

| | PARAMETER | MIN | MAX | UNIT |
|-------------------|---|-----|-----|------|
| t _{dis3} | Disable time, HD(7-0) after CEx↑ | | 100 | ns |
| t _{dis4} | Disable time, HD(7−0) after OE ↑ | | 100 | ns |
| t _{en3} | Enable time, HD(7-0) after CEx↓ | 5 | | ns |
| t _{en4} | Enable time, HD(7−0) after OE↓ | 5 | | ns |





SLLS172A - MAY 1994

subsystem Intel-mode timing requirements (32 MHz) (see Figure 10)

| INTEL SYMBOL | JEDEC SYMBOL | | MIN MAX | UNIT |
|-------------------|-------------------|---|---------|------|
| tLHLL | tw11_ | Pulse duration, ALE high | 48 | ns |
| †AVLL | t _{su16} | Setup time, SA8, SAD(7-0) valid to ALE low | 21 | ns |
| ^t PLLL | td25 | Delay time, CS low to ALE low | 21 | ns |
| tLLAX | th15 | Hold time, SA8, SAD(7-0) valid after ALE↓ | 21 | ns |
| tLLWL | td26 | Delay time, ALE low to WR low | 16 | ns |
| tLLRL | td27 | Delay time, ALE low to RD low | 16 | ns |
| tWHLH | ^t d28 | Delay time, WR high to ALE high | 21 | ns |
| ^t AFRL | ^t d29 | Delay time, SA8, SAD(7-0) in high-impedance state to RD low | 0 | ns |
| tRLRH | tw12 | Pulse duration, RD low | 120 | ns |
| tWLWH | tw13 | Pulse duration, WR low | 120 | ns |
| [†] RHAX | t _d 30 | Delay time, RD high to SA8, SAD(7-0) active | 48 | ns |
| twhox | th16 | Hold time, SA8, SAD(7-0) valid after WR high | 48 | ns |
| tWHPH | ^t d31 | Delay time, WR high to CS high | 21 | ns |
| tRHPH | t _{d32} | Delay time, RD high to CS high | 21 | ns |
| ^t PHPL | tw14 | Pulse duration, CS high | 21 | ns |

subsystem Zilog-mode timing requirements (20 MHz) (see Figure 11)

| ZILOG SYMBOL | JEDEC SYMBOL | | MIN MAX | UNIT |
|-----------------|------------------|---|---------|------|
| tdA(AS) | tsu17 | Setup time, SA8 and SAD(7-0) valid before AS high | 20 | ns |
| tdAS(A) | t _{d33} | Delay time, AS high to SA8 and SAD(7-0) invalid | 35 | ns |
| tdAS(DR) | td34 | Delay time, AS high to data in on SAD(7-0) | 150 | ns |
| twAS | tw15 | Pulse duration, AS low | 35 | ns |
| tdA(DS) | td35 | Delay time, SA8 and SAD(7-0) invalid to DS low | 0 | ns |
| twDS(read) | tw16 | Pulse duration, DS low (read) | 125 | ns |
| twDS(write) | tw17 | Pulse duration, DS low (write) | 65 | ns |
| tdDS(DR) | td36 | Delay time, DS low to data in valid | 80 | пѕ |
| thDS(DR) | th17 | Hold time, DS high to data in invalid | 0 | ns |
| tdDS(A) | th18 | Hold time, DS high to data out invalid | 20 | ns |
| tdDS(AS) | td37 | Delay time, DS high to AS low | 30 | ns |
| tdDO(DS) | t _{d38} | Delay time, SAD(7-0) (write data from μP) valid to DS low | 10 | ns |
| tdRW(AS) | t _{d39} | Delay time, R/W active to AS high | 20 | ns |

8961724 0095737 974



3-30

SLLS172A - MAY 1994

subsystem Intel nonmultiplexed timing requirements (see Figure 12)

| | | MIN MAX | UNIT |
|-------|--|---------|------|
| tsu18 | Setup time, SA(8-0), CS valid to RD, WR↓ | 30 | ns |
| w18 | Pulse duration, RD low | 120 | ns |
| v19 | Pulse duration, WR low | 120 | ns |
| su19 | Setup time, SAD(7~0) valid to WR↑ | 50 | ns |
| en4 | Enable time, RD↓ to SAD(7-0) driving | 5 | ns |
| 40 | Delay time, RD↓ to SAD(7-0) valid | 105 | ns |
| h19 | Hold time, SA(8−0), CS valid after RD, WR↑ | 30 | ns |
| h20 | Hold time, SAD(7-0) valid after WR↑ | 30 | ns |
| dis3 | Disable time, RD↑ to SAD(7-0) high impedance | 5 15 | ns |

subsystem Zilog nonmultiplexed timing requirments (see Figure 13)

| | | MiN | MAX | UNIT |
|-------------------|---|-----|-----|------|
| t _{su20} | Setup time, SA(8-0), CS, R/W valid to DS↓ (write) | 90 | | ns |
| tsu21 | Setup time, SA(8-0), CS, R/W valid to DS↓ (read) | 30 | | ns |
| tw20 | Pulse duration, DS low (write) | 65 | | ns |
| tw21 | Pulse duration, DS low (read) | 125 | | ns |
| t _{su22} | Setup time, SAD(7−0) valid to DS↑ | 50 | | ns |
| ten5 | Enable time, DS↓ to SAD(7-0) driving | 5 | | ns |
| ^t d41 | Delay time, DS↓ to SAD(7-0) valid | | 105 | ns |
| th21 | Hold time, SA(8−0), CS, R/W valid after DS↑ | 30 | | ns |
| th22 | Hold time, SAD(7−0), CS, R/W valid after DS↑ | 30 | | ns |
| tdis4 | Hold time, DS↑ to SAD(7-0) high impedance | 5 | 15 | ns |



SLLS172A - MAY 1994

ARBCLK switching characteristics over recommended operating free-air temperature range (see Figure 14)

| | | TEST CONDITIONS | MIN | MAX | ŲNIT |
|------------------|--|-------------------------|-----|---------|------|
| t _{C4} | A THE STATE OF THE | V _{CC} = 3.3 V | 26 | Note 11 | |
| | Cycle time, internal arbitration clock (ARBCLKI + ARBPGM) | V _{CC} = 5 V | 14 | Note 11 | ns |
| | O to the section deals | V _{CC} = 3.3 V | 26 | | ns |
| t _C 5 | Cycle time, arbitration clock | V _{CC} = 5 V | 14 | | |
| | Delay time, ARBCLKI↑ to ARBCLK0↑ (+1) | V _{CC} = 3.3 V | | 13 | ns |
| ^t d42 | | V _{CC} = 5 V | | 7.3 | 115 |
| | The state of the s | V _{CC} = 3.3 V | | 15.5 | no |
| ^t d43 | Delay time, ARBCLKI↓ to ARBCLK0↓ (÷1) | V _{CC} = 5 V | | 10 | ns |
| | The state of the s | V _{CC} = 3.3 V | | 15.3 | ns |
| td44 | Delay time, ARBCLKI↑ to ARBCLK0↑ (÷2) | V _{CC} = 5 V | | 8.8 | ns |
| | | V _{CC} = 3.3 V | | 17.5 | no |
| ^t d45 | Delay time, ARBCLKI↑ to ARBCLK0↓ (÷2) | V _{CC} = 5 V | | 11 | ns |
| | | V _{CC} = 3.3 V | | 19.5 | no |
| ^t d46 | Delay time, ARBCLKI↑ to ARBCLK0↑ (÷4) | V _{CC} = 5 V | | 11.5 | ns |
| | | V _{CC} = 3.3 V | | 21.5 | ns |
| ^t d47 | Delay time, ARBCLKI↑ to ARBCLK0↓ (÷4) | V _{CC} = 5 V | | 13.5 | 115 |
| | | V _{CC} = 3.3 V | | 22.7 ns | |
| ^t d48 | Delay time, ARBCLKI↑ to ARBCLK0↑ (+8) | V _{CC} = 5 V | | 13.5 | 118 |
| | | V _{CC} = 3.3 V | | 25 | no |
| ^t d49 | Delay time, ARBCLKI↑ to ARBCLK0↓ (+8) | V _{CC} = 5 V | | 15.7 | ns |

NOTE 11: t_{C4} MAX = N/6, where N = shortest (in ns) of the two attribute-memory accesses, host CPU or subsystem.

reset timing requirements over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted) (see Figure 15)

| | | TEST CONDITIONS | MIN | MAX | UNIT |
|------|--|-------------------------|-------------------|------|------|
| tw22 | Pulse duration, RESET active | | 8-t _{c5} | | ns |
| tw23 | Pulse duration, RESET inactive | | 8-t _{C5} | | ns |
| | | V _{CC} = 3.3 V | | 10.4 | ns |
| td50 | Delay time, ARBCLKI↑ to RST low | V _{CC} = 5 V | | 7.5 | 115 |
| | Delay time, ARBCLKI↑ to RST high impedance | V _{CC} = 3.3 V | | 13.9 | |
| td51 | | V _{CC} = 5 V | | 9.7 | ns |

subsystem interrupt-request timing requirements over recommended ranges of operating free-air temperature and supply voltage (see Figure 16)

| | | MIN | MAX | UNIT |
|------------------|--|------------------|------------------|-------------------|
| t _{d52} | Delay time, WE↑ to IRQ↑ (see Note 11) | 2t _{c5} | 3t _{c5} | ARBCLKI cycles |
| t _{d53} | Delay time, SCR bit 6↑ to IRQ↓ (see Note 12) | t _{c5} | 2t _{c5} | ARBCLKI cycles |

NOTES: 12. Synchronized to rising edge of ARBCLKI

13. Synchronized to falling edge of ARBCLKI






host CPU status change timing requirements over recommended ranges of operating free-air temperature and supply voltage (see Figure 17)

| | | MIN | MAX | UNIT |
|------------------|---|------------------|------------------|----------------|
| ^t d54 | Delay time, subsystem write↑ to STSCHG↓ (see Note 12) | 2t _{c5} | 3t _{C5} | ARBCLKI cycles |
| ^t d55 | Delay time, OE ↓ to STSCHG high impedance (see Note 13) | t _{c5} | 2t _{c5} | ARBCLKI cycles |

NOTES: 12. Synchronized to rising edge of ARBCLKI


13. Synchronized to falling edge of ARBCLKI

PARAMETER MEASUREMENT INFORMATION



[†] The low portion of the UARTCLK cycle = 1 XIN cycle for PGMCLK integer values of 2 to 7 and 1.5 XIN cycles for PGMCLK noninteger values 2.5 to 7.5.


Figure 1. XIN Clock Timing Waveforms





[‡] The low portion of the UARTCLK cycle = 4 XIN cycles for PGMCLK integer values of 8 to 31 and 4.5 XIN cycles for PGMCLK noninteger values 8.5 to 31.5.

PARAMETER MEASUREMENT INFORMATION




NOTE A: All timings are measured at the card. Skews and delays from the system driver/receiver to the card must be accounted for by the system design.

Figure 2. Host CPU I/O Read Timing Waveforms



PARAMETER MEASUREMENT INFORMATION



NOTE A: All timings are measured at the card. Skews and delays from the system driver/receiver to the card must be accounted for by the system design.

Figure 3. Host CPU I/O Write Timing Waveforms





Figure 4. Transmitter Timing Waveforms








8961724 0095743 178 📟



3-36

PARAMETER MEASUREMENT INFORMATION




NOTES: A. The hatched portion may be either high or low.

B. When the data I/O terminal is in the output state, no signals shall be applied to HD(7-0) by the system.

Figure 7. Host CPU Attribute-Memory Write Timing Waveforms (WE Control)

PARAMETER MEASUREMENT INFORMATION



NOTES: A. The hatched portion may be either high (H) or low (L).

B. OE must be high (H).


C. When the data I/O terminal is in the output state, no signals shall be applied to HD(7-0) by the system.

Figure 8. Host CPU Attribute-Memory Write Timing Waveforms (CE Control)

3-38



PARAMETER MEASUREMENT INFORMATION



NOTE A: The shaded portion may be either high or low.

Figure 9. Host CPU Attribute-Memory Read Timing Waveforms

PARAMETER MEASUREMENT INFORMATION




Figure 10. Subsystem Intel-Mode Timing Waveforms




Figure 11. Subsystem Zilog-Mode Timing Waveforms

NOTE A: Figures 10 and 11 are from the microprocessor perspective, not from the UART perspective.

8961724 0095747 813 📟



3-40

PARAMETER MEASUREMENT INFORMATION




Figure 12. Subsystem Intel Nonmultiplexed Timing Waveforms




Figure 13. Subsystem Zilog Nonmultiplexed Timing Waveforms

PARAMETER MEASUREMENT INFORMATION




Figure 14. Arbitration-Clock Timing Waveforms




Figure 15. Reset Timing Waveforms








Figure 16. IRQ Timing Waveforms




Figure 17. STSCHG Timing Waveforms