

- Independent Asynchronous Inputs and Outputs
- 64 Words by 9 Bits
- Data Rates From 0 to 40 MHz
- Fall-Through Time . . . 20 ns Typical
- 3-State Outputs

description

This 576-bit memory uses advanced low-power Schottky IMPACT-X™ technology and features high speed and fast fall-through times. It is organized as 64 words by 9 bits.

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The function is used as a buffer to couple two buses operating at different clock rates. This FIFO is designed to process data at rates from 0 to 40 MHz in a bit-parallel format, word by word.

Data is written into memory on a low-to-high transition of the load clock (LDCK) input and is read out on a low-to-high transition of the unload clock (UNCK) input. The memory is full when the number of words clocked in exceeds by 64 the number of words clocked out. When the memory is full, LDCK signals have no effect on the data residing in memory. When the memory is empty, UNCK signals have no effect.

Status of the FIFO memory is monitored by the FULL, EMPTY, almost-full/almost-empty (AF/AE), and half-full (HF) output flags. The FULL output is low when the memory is full and high when the memory is not full. The EMPTY output is low when the memory is empty, and high when it is not empty. The AF/AE flag is high when the FIFO contains eight or less words or 56 or more words. The AF/AE flag is low when the FIFO contains between nine and 55 words. The HF flag is high when the FIFO contains 32 or more words and is low when the FIFO contains 31 words or less.

A low level on the reset (RST) input resets the internal stack control pointers and also sets EMPTY low and FULL high. The outputs are not reset to any specific logic levels. The first low-to-high transition on LDCK, either after a RST pulse or from an empty condition, causes EMPTY to go high and the data to appear on the Q outputs. The first word does not have to be unloaded. Data outputs are noninverting with respect to the data inputs and are at a high-impedance state when the output-enable (OE) input is low. The OE input does not effect either the FULL or EMPTY output flags. Cascading is easily accomplished in the word-width direction, but is not possible in the word-depth direction.

The SN74ALS2233A is characterized for operation from 0°C to 70°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


IMPACT-X is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

N PACKAGE (TOP VIEW)



FN PACKAGE (TOP VIEW)




SN74ALS2233A

64 × 9 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY


SCAS249 – FEBRUARY 1988 – REVISED MARCH 1990

logic symbol†



† This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12. The symbol is functionally accurate but does not show the details of implementation; for these, see the logic diagram. The symbol represents the memory as if it were controlled by a single counter whose content is the number of words stored at the time. Output data is invalid when the counter content (CT) is 0.


logic diagram (positive logic)



SN74ALS2233A 64 × 9 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY

SCAS249 – FEBRUARY 1988 – REVISED MARCH 1990

timing diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC} (see Note 1)	7 V
Input voltage	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, T_A	0°C to 70°C
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "recommended operating conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			V
V_{IL}	Low-level input voltage			0.8	V
I_{OH}	High-level output current	Q outputs		-2.6	mA
		Flag outputs		-0.4	
I_{OL}	Low-level output current	Q outputs		24	mA
		Flag outputs		8	
f_{clock}	Clock frequency	LDCK, UNCK	0	40	MHz
t_W	Pulse duration	RST low	25		ns
		LDCK low	13		
		LDCK high	12		
		UNCK low	13		
		UNCK high	12		
t_{su1}	Setup time, data before LDCK↑		5		ns
t_{su2}	Setup time, RST high (inactive) before LDCK↑		5		ns
t_h	Hold time, data after LDCK↑		5		ns
T_A	Operating free-air temperature		0	70	°C

SN74ALS2233A

64 × 9 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY

SCAS249 – FEBRUARY 1988 – REVISED MARCH 1990

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS [†]		MIN	TYP [‡]	MAX	UNIT	
V_{IK}		$V_{CC} = 4.5 \text{ V}$, $I_I = -18 \text{ mA}$				-1.2	V	
V_{OH}	Q outputs	$V_{CC} = 4.5 \text{ V}$, $I_{OH} = -2.6 \text{ mA}$		2.4	3.2		V	
	Flag outputs	$V_{CC} = \text{MIN to MAX}$, $I_{OH} = 0.4 \text{ mA}$		$V_{CC} - 2$				
V_{OL}	Q outputs	$V_{CC} = 4.5 \text{ V}$	$I_{OL} = 12 \text{ mA}$		0.25	0.4	V	
			$I_{OL} = 24 \text{ mA}$		0.35	0.5		
	Flag outputs	$V_{CC} = 4.5 \text{ V}$	$I_{OL} = 4 \text{ mA}$		0.25	0.4		
			$I_{OL} = 8 \text{ mA}$		0.35	0.5		
I_{OZH}		$V_{CC} = 5.5 \text{ V}$, $V_O = 2.7 \text{ V}$			20		μA	
I_{OZL}		$V_{CC} = 5.5 \text{ V}$, $V_O = 0.4 \text{ V}$			-20		μA	
I_I		$V_{CC} = 5.5 \text{ V}$, $V_I = 7 \text{ V}$			0.1		mA	
I_{IH}		$V_{CC} = 5.5 \text{ V}$, $V_I = 2.7 \text{ V}$			20		μA	
I_{IL}	CLKs				-0.2		mA	
	Others	$V_{CC} = 5.5 \text{ V}$, $V_I = 0.4 \text{ V}$			-0.1			
$I_O^{\$}$	Q outputs	$V_{CC} = 5.5 \text{ V}$, $V_O = 2.25 \text{ V}$		-20	-130		mA	
	Flag outputs			-20	-112			
I_{CC}		$V_{CC} = 5.5 \text{ V}$		175	290		mA	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$.

^{\$} The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS} .

SN74ALS2233A
64 × 9 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY

SCAS249 – FEBRUARY 1988 – REVISED MARCH 1990

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = 0°C to 70°C			UNIT
			MIN	TYP	MAX	MIN	MAX		
f _{max}	LDCK, UNCK					40			MHz
t _{pd}	LDCK↑	Any Q	18	26		30		ns	ns
	UNCK↑		18	24		27			
t _{PLH}	LDCK↑	EMPTY	12	16		18		ns	ns
t _{PHL}	UNCK↑		12	17		20			
t _{PHL}	rst↓	EMPTY	12	17		20		ns	ns
t _{PHL}	LDCK↑	FULL	16	21		22		ns	ns
t _{PLH}	UNCK↑	FULL	10	15		18		ns	ns
	rst↓		13	19		23			
t _{PLH}	LDCK↑	AF/AE	22	27		30		ns	ns
t _{PHL}			19	25		28			
t _{PLH}	UNCK↑	AF/AE	22	27		30		ns	ns
t _{PHL}			17	23		26			
t _{PLH}	rst↓	AF/AE	12	16		18		ns	ns
t _{PLH}	LDCK↑	HF	22	27		30		ns	ns
t _{PHL}	rst↓		28	32		35			
t _{PHL}	UNCK↑	HF	16	22		25		ns	ns
t _{en}	OE↑	Q	11	15		17		ns	ns
t _{dis}	OE↓	Q	11	17		19		ns	ns




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

SN74ALS2233A

64 × 9 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY

SCAS249 – FEBRUARY 1988 – REVISED MARCH 1990


PARAMETER MEASUREMENT INFORMATION




SWITCH POSITION TABLE

TEST	S1
tPLH	Open
tPHL	Open
tPZH	Open
tPZL	Closed
tPHZ	Open
tPLZ	Closed


LOAD CIRCUIT FOR 3-STATE OUTPUTS




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

NOTES:

- C_L includes probe and jig capacitance.
- All input pulses are supplied by generators having the following characteristics: $PRR \leq 1 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
- Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
RF/IF and ZigBee® Solutions	www.ti.com/lprf

Applications

Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2008, Texas Instruments Incorporated