

CMOS 8-Bit Microcontroller

TMP86CH21U/F


The TMP86CH21 is the high-speed and high-performance 8-bit microcomputer, including ROM, RAM, LCD driver, multi-function timer/counter, serial interface (UART/SIO), a 8-bit AD converter and two clock generators on chip.

Product No.	ROM	RAM	Package	OTP MCU
TMP86CH21U/F	16 K × 8 bits	512 × 8 bits	P-LQFP64-1010-0.50 P-QFP64-1414-0.80A	TMP86PM29AU/AF

Features


- ◆ 8-bit single chip microcomputer TLCS-870/C series
- ◆ Instruction execution time: 0.25 μ s (at 16 MHz)
122 μ s (at 32.768 kHz)
- ◆ 132 types and 731 basic instructions
- ◆ 19 interrupt sources (External: 5, Internal: 14)
- ◆ Input/Output ports (39 pins)
(Out of which 24 pins are also used as SEG pins)
- ◆ 18-bit timer counter: 1 ch
 - Timer, Event counter, Pulse width measurement, Frequency measurement modes
- ◆ 8-bit timer counter: 4 ch
 - Timer, Event counter, PWM output, Programmable divider output, PPG output modes
- ◆ Time Base Timer
- ◆ Divider output function

P-LQFP64-1010-0.50



TMP86CH21U

P-QFP64-1414-0.80A



TMP86CH21F


030519EBP1

- The information contained herein is subject to change without notice.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law and regulations.
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.


- ◆ Watchdog timer
 - Interrupt source/reset output (programmable)
- ◆ Serial interface
 - 8-bit UART/SIO: 1ch
- ◆ 8-bit successive approximation type AD converter
 - Analog input: 8 ch
- ◆ Four key-on wake-up: 4 ch
- ◆ LCD driver/controller
 - Built-in voltage booster for LCD driver
 - With display memory
 - LCD direct drive capability (Max 32 seg × 4 com)
 - 1/4, 1/3, 1/2 duties or static drive are programmably selectable
- ◆ Dual clock operation
 - Single/dual-clock modes
- ◆ Nine power saving operating modes
 - STOP mode: Oscillation stops. Battery/capacitor back-up. Port output hold/High-impedance.
 - SLOW 1 mode: Low power consumption operation using low-frequency clock.
(High-frequency Stop)
 - SLOW 2 mode: Low power consumption operation using low-frequency clock.
(High-frequency Oscillation)
 - IDLE 0 mode: CPU stops, and peripherals operate using high-frequency clock of Time-Base-Timer. Release by falling edge of TBTCCR<TBTCK> setting.
 - IDLE 1 mode: CPU stops, and peripherals operate using high-frequency clock. Release by interrupts.
 - IDLE 2 mode: CPU stops, and peripherals operate using high and low frequency clock. Release by interrupts.
 - SLEEP 0 mode: CPU stops, and peripherals operate using low-frequency clock of Time-Base-Timer. Release by falling edge of TBTCCR<TBTCK> setting.
 - SLEEP 1 mode: CPU stops, and peripherals operate using low-frequency clock. Release by interrupts.
 - SLEEP 2 mode: CPU stops, and peripherals operate using high and low frequency clock. Release by interrupts.
- ◆ Wide operating voltage: 1.8 to 5.5 V at 4.2 MHz/32.768 kHz,
2.7 to 5.5 V at 8 MHz/32.768 kHz,
4.5 to 5.5 V at 16 MHz/32.768 kHz

Pin Assignments (Top View)

P-LQFP64-1010-0.50
P-QFP64-1414-0.80A



Block Diagram



Pin Function

Pin Name	Input/Output	Function			
P17 (SEG24, \overline{SCK})	I/O (I/O)	8-bit input/output port with latch. When used as input port, an external interrupt input, serial interface input/output or UART data input/output, the P1LCR must be cleared to "0" after setting output latch to "1". When used as a LCD segment output, the P1LCR must be set to "1".	Serial clock input/output	LCD segment outputs.	
P16 (SEG25, TxD, SO)	I/O (Output)		UART data output Serial data output		
P15 (SEG26, RxD, SI)	I/O (I/O)		UART data input Serial data input		
P14 (SEG27, INT3)	I/O (I/O)		External interrupt 3 input		
P13 (SEG28, INT2)	I/O (I/O)		External interrupt 2 input		
P12 (SEG29, INT1)	I/O (I/O)		External interrupt 1 input		
P11 (SEG30)	I/O (Output)				
P10 (SEG31)	I/O (Output)				
P22 (XTOUT)	I/O (Output)	3-bit input/output port with latch. When used as an input port, the output latch must be set to "1".	Resonator connecting pins (32.768 kHz) For inputting external clock, XTIN is used and XTOUT is opened.		
P21 (XTIN)	I/O (Input)				
P20 ($\overline{INT5}$, \overline{STOP})	I/O (Input)		External interrupt input 5 or STOP mode release signal input		
P33 (PWM6, $\overline{PDO6}$, PPG6, TC6)	I/O(I/O)	4-bit programmable input/output port (Nch high current output). When used as a timer/counter output or divider output, the output latch must be set to "1". When used as an input port or timer/counter input, the P3OUTCR must be cleared to "0" after P3DR is set to "1".	Timer counter 6 input/output		
P32 (PWM4, $\overline{PDO4}$, PPG4, TC4)	I/O(I/O)		Timer counter 4 input/output		
P31 (PWM3, $\overline{PDO3}$, TC3)	I/O(I/O)		Timer counter 3 input/output		
P30 (\overline{DVO})	I/O(Output)		Divider output		
P57 (SEG16) to P50 (SEG23)	I/O (Output)	8-bit input/output port with latch. When used as a LCD segment output, the P5LCR must be set to "1".	LCD segment outputs		
P67 (AIN7, STOP5)	I/O (Input)	8-bit programmable input/output port (tri-state). Each bit of this port can be individually configured as an input or an output under software control. When used as an analog input, the P6CR must be cleared to "0" after clearing output latch to "0". When used as an input port, a key on wake up input, an external interrupt input and timer/counter input, the P6CR must be cleared to "0" after setting output latch to "1".	STOP 5 input	AD converter analog inputs	
P66 (AIN6, STOP4)	I/O (Input)		STOP 4 input		
P65 (AIN5, STOP3)	I/O (Input)		STOP 3 input		
P64 (AIN4, STOP2)	I/O (Input)		STOP 2 input		
P63 (AIN3, $\overline{INT0}$)	I/O (Input)		External interrupt 0 input		
P62 (AIN2, ECNT)	I/O (Input)		Timer/counter 1 input		
P61 (AIN1, ECIN)	I/O (Input)				
P60 (AIN0)	I/O (Input)				
P77 (SEG8) to P70 (SEG15)	I/O (Output)	8-bit input/output port with latch. When used as a LCD segment output, the P7LCR must be set to "1".	LCD segment outputs		
SEG7 to SEG0	Output	LCD segment outputs			
COM3 to COM0		LCD common outputs			
V 3 to V 1 C1 to C0	LCD voltage booster pin	LCD voltage booster pin. Capacitors are required between C0 and C1 pin and V1/V2/V3 pin and GND.			
XIN, XOUT	Input Output	Resonator connecting pins for high-frequency clock. For inputting external clock, XIN is used and XOUT is opened.			
RESET	I/O	Reset signal input or watchdog timer output/address-trap-reset output			
TEST	Input	Test pin for out-going test. Be fixed to low.			
VDD, VSS	Power Supply	+ 5 V, 0 (GND)			
VAREF		Analog reference voltage inputs (High)			
AVDD		AD circuit power supply			

Operational Description

1. CPU Core Functions

The CPU core consists of a CPU, a system clock controller, and an interrupt controller.

This section provides a description of the CPU core, the program memory, the data memory, the external memory interface, and the reset circuit.

1.1 Memory Address Map

The TMP86CH21 memory consist of 4 blocks: ROM, RAM, DBR (Data Buffer Register) and SFR (Special Function Register). They are all mapped in 64-Kbyte address space. Figure 1-1 shows the TMP86CH21 memory address map. The general-purpose registers are not assigned to the RAM address space.




Figure 1-1. Memory Address Map

1.2 Program Memory (ROM)

The TMP86CH21 has a 16 K×8 bits (address C000_H to FFFF_H) of program memory (mask programmed ROM). However, placing program memory on the internal RAM is deregulated if a certain procedure is executed (See 2.4.5 Address trap).

1.3 Data Memory (RAM)

The TMP86CH21 has 512 bytes (0040_H to 023F_H) of internal RAM.

The first 192 bytes (0040_H to 00FF_H) of the internal RAM are located in the direct area; instructions with shorten operations are available against such an area.

The data memory contents become unstable when the power supply is turned on; therefore, the data memory should be initialized by an initialization routine.

Example: Clears RAM to "00H".

```
LD    HL, 0040H    ; Sets start address .
LD    A, H          ; Sets initial data (00H) to A register
LD    BC, 01FFH    ; Sets number of bytes (-1)
SRAMCLR: LD (HL), A
INC   HL
DEC   BC
JRS   F, SRAMCLR
```

1.4 System Clock Controller

The system clock controller consists of a clock generator, a timing generator, and a stand-by controller.




Figure 1-2. System Clock Control

1.4.1 Clock Generator

The Clock generator generates the basic clock which provides the system clocks supplied to the CPU core and peripheral hardware. It contains two oscillation circuits: one for the high-frequency clock and one for the low-frequency clock. Power consumption can be reduced by switching of the standby controller to low-power operation based on the low-frequency clock.

The high-frequency (f_c) and low-frequency (f_s) clocks can easily be obtained by connecting a resonator between the XIN/XOUT and XTIN/XTOUT pins respectively. Clock input from an external oscillator is also possible. In this case, external clock is applied to XIN/XTIN pin with XOUT/XTOUT pin not connected.




Figure 1-3. Examples of Resonator Connection

Note: The function to monitor the basic clock directly at external is not provided for hardware, however, with disabling all interrupts and watchdog timers, the oscillation frequency can be adjusted by monitoring the pulse which the fixed frequency is outputted to the port by the program.

The system to require the adjustment of the oscillation frequency should create the program for the adjustment in advance.

1.4.2 Timing Generator

The timing generator generates the various system clocks supplied to the CPU core and peripheral hardware from the basic clock (f_c or f_s). The timing generator provides the following functions.

- ① Generation of main system clock
- ② Generation of divider output (\overline{DVO}) pulses
- ③ Generation of source clocks for time base timer
- ④ Generation of source clocks for watchdog timer
- ⑤ Generation of internal source clocks for timer/counters
- ⑥ Generation of warm-up clocks for releasing STOP mode

(1) Configuration of timing generator

The timing generator consists of a 2-stage prescaler, a 21-stage divider, a main system clock generator, and machine cycle counters.

An input clock to the 7th stage of the divider depends on the operating mode, DV7CK (bit 4 in TBTCR), that is shown in Figure 1-5. As reset and STOP mode started/canceled, the prescaler and the divider are cleared to "0".




Figure 1-4. Configuration of Timing Generator

TBTCR (0036 _H)	7	6	5	4	3	2	1	0	(initial value: 0000 0000)
	(DVOEN)	(DVQCK)	DV7CK	(TBTEN)	(TB7CK)				
	DV7CK	Selection of input to the 7th stage of the divider				0: $f_c/2^8$ [Hz] 1: f_s			

Note 1: Do not set "1" on DV7CK when the single-clock mode.

Note 2: Do not set "1" on DV7CK while the low-frequency clock is not operated stably.

*Note 3: f_c : High-frequency clock [Hz], f_s : Low-frequency clock [Hz], *: Don't care*

Note 4: In SLOW1/2 and SLEEP1/2 modes, the DV7CK setting is ineffective, and f_s is input to the 7th stage of the divider.

Note 5: When STOP mode is entered from NORMAL 1/2 modes, the DV7CK setting is ineffective during the warm-up period after release of STOP mode, and the 6th stage of the divider is input to the 7th stage during this period.

Figure 1-5. Timing Generator Control Register

(2) Machine cycle

Instruction execution and peripheral hardware operation are synchronized with the main system clock. The minimum instruction execution unit is called a “machine cycle”. There are a total of 10 different types of instructions for the TLCS-870/C Series: ranging from 1-cycle instructions which require one machine cycle for execution to 10-cycle instructions which require 10-machine cycles for execution. A machine cycle consists of 4 states (S0 to S3), and each state consists of one main system clock.




Figure 1-6. Machine Cycle

1.4.3 Operation Mode Control Circuit

The operation mode control circuit starts and stops the oscillation circuits for the high-frequency and low-frequency clocks, and switches the main system clock. There are two operating modes: single-clock and dual-clock. These modes are controlled by the system control registers (SYSCR1 and SYSCR2). Figure 1-7 shows the operating mode transition diagram and Figure 1-8 shows the system control registers.

(1) Single-clock mode

Only the oscillation circuit for the high-frequency clock is used, and P21 (XTIN) and P22 (XTOUT) pins are used as input/output ports. The main-system clock is obtained from the high-frequency clock. In the single-clock mode, the machine cycle time is $4/f_c$ [s].

① NORMAL1 mode

In this mode, both the CPU core and on-chip peripherals operate using the high-frequency clock. The TMP86CH21 are placed in this mode after reset.

② IDLE1 mode

In this mode, the internal oscillation circuit remains active. The CPU and the watchdog timer are halted; however on-chip peripherals remain active (operate using the high-frequency clock).

IDLE1 mode is started by $SYSCR2 < IDLE >$, and IDLE1 mode is released to NORMAL1 mode by an interrupt request from the on-chip peripherals or external interrupt inputs. When the IMF (interrupt master enable flag) is “1” (interrupt enable), the execution will resume with the acceptance of the interrupt, and the operation will return to normal after the interrupt service is completed. When the IMF is “0” (interrupt disable), the execution will resume with the instruction which follows the IDLE1 mode start instruction.

③ IDLE0 mode

In this mode, all the circuit, except oscillator and the Timer-Base-Timer, stops operation.

This mode is enabled by setting “1” on bit TGHALT on the system control register 2 (SYSCR2).

When IDLE0 mode starts, the CPU stops and the timing generator stops feeding the clock to the peripheral circuits other than TBT. Then, upon detecting the falling edge of the source clock selected with TBTCCR<TBTCK>, the timing generator starts feeding the clock to all peripheral circuits.

When returned from IDLE0 mode, the CPU restarts operating, entering NORMAL1 mode back again. IDLE0 mode is entered and returned regardless of how TBTCCR<TBTEN> is set. When IMF = “1”, EF₆ (TBT interrupt individual enable flag) = “1”, and TBTCCR<TBTEN> = “1”, interrupt processing is performed. When IDLE0 mode is entered while TBTCCR<TBTEN> = “1”, the INTTBT interrupt latch is set after returning to NORMAL1 mode.

(2) Dual-clock mode

Both the high-frequency and low-frequency oscillation circuits are used in this mode. P21 (XTIN) and P22 (XTOUT) pins cannot be used as input/output ports. The main system clock is obtained from the high-frequency clock in NORMAL2 and IDLE2 modes, and is obtained from the low-frequency clock in SLOW and SLEEP modes. The machine cycle time is $4/f_c$ [s] in the NORMAL2 and IDLE2 modes, and $4/f_s$ [s] ($122 \mu\text{s}$ at $f_s = 32.768 \text{ kHz}$) in the SLOW and SLEEP modes.

The TLCS-870/C is placed in the signal-clock mode during reset. To use the dual-clock mode, the low-frequency oscillator should be turned on at the start of a program.

① NORMAL2 mode

In this mode, the CPU core operates with the high-frequency clock. On-chip peripherals operate using the high-frequency clock and/or low-frequency clock.

② SLOW2 mode

In this mode, the CPU core operates with the low-frequency clock, while both the high-frequency clock and the low-frequency clock are operated. On-chip peripherals are triggered by the low-frequency clock. As the SYSCK on SYSCR2 becomes “0”, the hardware changes into NORMAL2 mode. As the XEN on SYSCR2 becomes “0”, the hardware changes into SLOW1 mode. Do not clear XTEN to “0” during SLOW2 mode.

③ SLOW1 mode

This mode can be used to reduce power-consumption by turning off oscillation of the high-frequency clock. The CPU core and on-chip peripherals operate using the low-frequency clock.

Switching back and forth between SLOW1 and SLOW2 modes are performed by XEN bit on the system control register 2 (SYSCR2). In SLOW1 and SLEEP modes, the input clock to the 1st stage of the divider is stopped; output from the 1st to 6th stages is also stopped.

④ IDLE2 mode

In this mode, the internal oscillation circuit remain active. The CPU and the watchdog timer are halted ; however, on-chip peripherals remain active (operate using the high-frequency clock and/or the low-frequency clock). Starting and releasing of IDLE2 mode are the same as for IDLE1 mode, except that operation returns to NORMAL2 mode.

⑤ SLEEP1 mode

In this mode, the internal oscillation circuit of the low-frequency clock remains active. The CPU, the watchdog timer, and the internal oscillation circuit of the high-frequency clock are halted; however, on-chip peripherals remain active (operate using the low-frequency clock). Starting and releasing of SLEEP mode are the same as for IDLE1 mode, except that operation returns to SLOW mode. In SLOW and SLEEP modes, the input clock to the 1st stage of the divider is stopped; output from the 1st to 6th stages is also stopped.

⑥ SLEEP2 mode

The SLEEP2 mode is the idle mode corresponding to the SLOW2 mode. The status under the SLEEP2 mode is same as that under the SLEEP1 mode, except for the oscillation circuit of the high-frequency clock.

⑦ SLEEP0 mode

In this mode, all the circuit, except oscillator and the Timer-Base-Timer, stops operation.

This mode is enabled by setting "1" on bit TGHALT on the system control register 2 (SYSCR2).

When SLEEP0 mode starts, the CPU stops and the timing generator stops feeding the clock to the peripheral circuits other than TBT. Then, upon detecting the falling edge of the source clock selected with TBTCCR<TBTCK>, the timing generator starts feeding the clock to all peripheral circuits.

When returned from SLEEP0 mode, the CPU restarts operating, entering SLOW1 mode back again. SLEEP0 mode is entered and returned regardless of how TBTCCR<TBTEN> is set. When IMF = "1", EF₆ (TBT interrupt individual enable flag) = "1", and TBTCCR<TBTEN> = "1", interrupt processing is performed. When SLEEP0 mode is entered while TBTCCR<TBTEN> = "1", the INTTBT interrupt latch is set after returning to SLOW1 mode.

(3) STOP mode

In this mode, the internal oscillation circuit is turned off, causing all system operations to be halted. The internal status immediately prior to the halt is held with a lowest power consumption during STOP mode.

STOP mode is started by the system control register 1 (SYSCR1), and STOP mode is released by a inputting (either level-sensitive or edge-sensitive can be programmably selected) to the $\overline{\text{STOP}}$ pin. After the warming-up period is completed, the execution resumes with the instruction which follows the STOP mode start instruction.




Figure 1-7. Operating Mode Transition Diagram

System Control Register 1

SYSCR1 (0038 _H)	7	6	5	4	3	2	1	0	(Initial value: 0000 00**)		
	STOP	RELM	RETM	OUTEN	WUT						
	STOP	STOP mode start					0: CPU core and peripherals remain active 1: CPU core and peripherals are halted (start STOP mode)				R/W
	RELM	Release method for STOP mode					0: Edge-sensitive release 1: Level-sensitive release				
	RETM	Operating mode after STOP mode					0: Return to NORMAL1/2 modes 1: Return to SLOW1 mode				
	OUTEN	Port output during STOP mode					0: High Impedance 1: Output Kept				
	WUT	Warming-up time at releasing STOP mode						Return to NORMAL mode	Return to SLOW mode		
00							$3 \times 2^{16}/f_c$	$3 \times 2^{13}/f_s$			
01							$2^{16}/f_c$	$2^{13}/f_s$			
10							$3 \times 2^{14}/f_c$	$3 \times 2^6/f_s$			
11							$2^{14}/f_c$	$2^6/f_s$			

Note 1: Always set RETM to "0" when transiting from NORMAL mode to STOP mode. Always set RETM to "1" when transiting from SLOW mode to STOP mode.

Note 2: When STOP mode is released with RESET pin input, a return is made to NORMAL1 regardless of the RETM contents.

Note 3: f_c : High-frequency clock [Hz], f_s : Low-frequency clock [Hz], *: Don't care

Note 4: Bits 1 and 0 in SYSCR1 are read as undefined data when a read instruction is executed.

Note 5: As the hardware becomes STOP mode under OUTEN = "0", input value is fixed to "0"; therefore it may cause interrupt request on account of falling edge.

Note 6: When the Key on wake-up is used, the edge release can not function according to some conditions. It is recommended to set the level release (RELM = "1").

Note 7: Port P20 is used as STOP pin. Therefore, when stop mode is started, OUTEN does not affect to P20, and P20 becomes High-Z mode.

System Control Register 2

SYSCR2 (0039 _H)																	
7		6		5		4		3		2		1		0		(Initial value: 1000 *0**)	
XEN		XTEN		SYSCK		IDLE				TGHALT							
XEN		High-frequency oscillator control						0: Turn off oscillation 1: Turn on oscillation						R/W			
XTEN		Low-frequency oscillator control						0: Turn off oscillation 1: Turn on oscillation									
SYSCK		Main system clock select (write)/main system clock monitor (read)						0: High-frequency clock 1: Low-frequency clock									
IDLE		CPU and watchdog timer control (IDLE1/2, SLEEP1/2 modes)						0: CPU and watchdog timer remain active 1: CPU and watchdog timer are stopped (start IDLE1/2, SLEEP1/2 modes)									
TGHALT		TG control (IDLE0, SLEEP0 modes)						0: Feeding clock to all peripherals from TG 1: Stop feeding clock to peripherals except TBT from TG. (Start IDLE0, SLEEP0 modes)									

Note 1: A reset is applied (RESET pin output goes low) if both XEN and XTEN are cleared to "0", XEN is cleared to "0" when SYSCK = "0", or XTEN is cleared to "0" when SYSCK = "1".

Note 2: *: Don't care, TG: Timing generator

Note 3: Bits 3, 1 and 0 in SYSCR2 are always read as undefined value.

Note 4: Do not set IDLE and TGHALT to "1" simultaneously.

Note 5: Because returning from IDLE0/SLEEP0 to NORMAL1/SLOW1 is executed by the asynchronous internal clock, the period of IDLE0/SLEEP0 modes might be shorter than the period setting by $TBTCR < TBTCK >$.

Note 6: When IDLE1/2 or SLEEP1/2 modes is released, IDLE is automatically cleared to "0".

Note 7: When IDLE0 or SLEEP0 mode is released, TGHALT is automatically cleared to "0".

Note 8: Before setting TGHALT to "1", be sure to stop peripherals. If peripherals are not stopped, the interrupt latch of peripherals may be set after IDLE0 or SLEEP0 mode is released.

Figure 1-8. System Control Registers

1.4.4 Operating Mode Control

(1) STOP mode

STOP mode is controlled by the system control register 1, the $\overline{\text{STOP}}$ pin input and key wake-up input (STOP2 to STOP5) which is controlled by the STOP mode release control register (STOPCR).

The $\overline{\text{STOP}}$ pin is also used both as a port P20 and an $\overline{\text{INT5}}$ (external interrupt input 5) pin.

STOP mode is started by setting STOP (bit 7 in SYSCR1) to "1". During STOP mode, the following status is maintained.

- ① Oscillations are turned off, and all internal operations are halted.
- ② The data memory, registers, the program status word and port output latches are all held in the status in effect before STOP mode was entered.
- ③ The prescaler and the divider of the timing generator are cleared to "0".
- ④ The program counter holds the address 2 ahead of the instruction (e.g. [SET (SYSCR1).7]) which started STOP mode.

Releasing STOP mode includes a level-sensitive mode and an edge-sensitive mode, either of which can be selected with the RELM (bit 6 in SYSCR1). Do not use any STOPx (x : 2 to 5) pin input for releasing STOP mode in edge-sensitive mode.

Note 1: $\overline{\text{STOP}}$ pin doesn't have the control register such as STOPCR, so when STOP mode is released by STOPx (x: 2 to 5), P20 pin should be used as STOP function.

Note 2: During STOP period (from start of STOP mode to end of warming-up), due to changes in the external interrupt pin signal, interrupt latches may be set to "1" and interrupts may be accepted immediately after STOP mode is released. Before starting STOP mode, therefore, disable interrupts. Also, before enabling interrupts after STOP mode is released, clear unnecessary interrupt latches.

a. Level-sensitive release mode (RELM="1")

In this mode, STOP mode is released by setting the $\overline{\text{STOP}}$ pin high or setting the STOPx (x: 2 to 5) pin input which is enabled by STOPCR. This mode is used for capacitor back-up when the main power supply is cut off and long term battery back-up.

When the $\overline{\text{STOP}}$ pin input is high or STOPx (x: 2 to 5) pin input which is enabled by STOPCR is low, executing an instruction which starts STOP mode will not place in STOP mode but instead will immediately start the release sequence (warm-up). Thus, to start STOP mode in the level-sensitive release mode, it is necessary for the program to first confirm that the $\overline{\text{STOP}}$ pin input is low and STOPx (x: 2 to 5) pin input which is enabled by STOPCR is high. The following two methods can be used for confirmation.

- ① Testing a port P20.
- ② Using an external interrupt input $\overline{\text{INT5}}$ ($\overline{\text{INT5}}$ is a falling edge-sensitive input).

Example 1: Starting STOP mode from NORMAL mode by testing a port P20.

```
LD    (SYSCR1), 01010000B ; Sets up the level-sensitive release mode
SSTOPH: TEST (P2PRD). 0      ; Wait until the  $\overline{\text{STOP}}$  pin input goes low level
JRS   F, SSTOPH
SET   (SYSCR1). 7           ; Starts STOP mode
```

Example 2: Starting STOP mode from NORMAL mode with an INT5 interrupt.

```

PINT5:  TEST (P2PRD). 0      ; To reject noise, STOP mode does not start if
        JRS  F, SINT5         port P20 is at high
        LD   (SYSCR1), 01010000B ; Sets up the level-sensitive release mode.
        SET  (SYSCR1). 7      ; Starts STOP mode
SINT5:  RETI

```




Figure 1-9. Level-sensitive Release Mode

Note 1: Even if the $\overline{\text{STOP}}$ pin input is low or STOP_x ($x: 2$ to 5) pin input which is enabled by STOPCR is high after warming up start, the STOP mode is not restarted.

Note 2: In this case of changing to the level-sensitive mode from the edge-sensitive mode, the release mode is not switched until a rising edge of the $\overline{\text{STOP}}$ pin input is detected.

b. Edge-sensitive release mode ($\text{RELM} = "0"$)

In this mode, STOP mode is released by a rising edge of the $\overline{\text{STOP}}$ pin input. This is used in applications where a relatively short program is executed repeatedly at periodic intervals. This periodic signal (for example, a clock from a low-power consumption oscillator) is input to the $\overline{\text{STOP}}$ pin. In the edge-sensitive release mode, STOP mode is started even when the $\overline{\text{STOP}}$ pin input is high level. Do not use any STOP_x ($x: 2$ to 5) pin input for releasing STOP mode in edge-sensitive release mode.

Example: Starting STOP mode from NORMAL mode

```
LD (SYSCR1), 10010000B ; Starts after specified to the edge-sensitive release mode
```




Figure 1-10. Edge-sensitive Release Mode

STOP mode is released by the following sequence.

- ① In the dual-clock mode, when returning to NORMAL2 or SLOW2, both the high-frequency and low-frequency clock oscillators are turned on ; when returning to SLOW1 mode, only the low-frequency clock oscillator is turned on. In the signal-clock mode, only the high-frequency clock oscillator is turned on.
- ② A warm-up period is inserted to allow oscillation time to stabilize. During warm-up, all internal operations remain halted. Four different warm-up times can be selected with the WUT (bits 2 and 3 in SYSCR1) in accordance with the resonator characteristics.
- ③ When the warm-up time has elapsed, normal operation resumes with the instruction following the STOP mode start instruction. The start is made after the prescaler and the divider of the timing generator are cleared to "0".

Table 1-1. Warm-up Time Example (at $f_c = 16.0$ MHz, $f_s = 32.768$ kHz)


WUT	Warm-up Time [ms]	
	Return to NORMAL mode	Return to SLOW mode
00	12.288	750
01	4.096	250
10	3.072	5.85
11	1.024	1.95

Note: The warm-up time is obtained by dividing the basic clock by the divider; therefore, the warm-up time may include a certain amount of error if there is any fluctuation of the oscillation frequency when STOP mode is released. Thus, the warm-up time must be considered an approximate value.


STOP mode can also be released by inputting low level on the $\overline{\text{RESET}}$ pin, which immediately performs the normal reset operation.

Note: When STOP mode is released with a low hold voltage, the following cautions must be observed.

The power supply voltage must be at the operating voltage level before releasing STOP mode. The $\overline{\text{RESET}}$ pin input must also be "H" level, rising together with the power supply voltage. In this case, if an external time constant circuit has been connected, the $\overline{\text{RESET}}$ pin input voltage will increase at a slower pace than the power supply voltage. At this time, there is a danger that a reset may occur if input voltage level of the $\overline{\text{RESET}}$ pin drops below the non-inverting high-level input voltage (hysteresis input).



(a) STOP mode start (Example: start with SET (SYSCR1). 7 instruction located at address a)



(b) STOP mode release

Figure 1-11. STOP Mode Start/Release

(2) IDLE1/2, SLEEP1/2 modes

IDLE1/2 and SLEEP1/2 modes are controlled by the system control register 2 (SYSCR2) and maskable interrupts. The following status is maintained during these modes.

- ① Operation of the CPU and watchdog timer (WDT) is halted. On-chip peripherals continue to operate.
- ② The data memory, CPU registers, program status word and port output latches are all held in the status in effect before these modes were entered.
- ③ The program counter holds the address 2 ahead of the instruction which starts these modes.




Figure 1-12. IDLE1/2, SLEEP1/2 Modes

- Start the IDLE1/2 and SLEEP1/2 modes

When IDLE1/2 and SLEEP1/2 modes start, set SYSCR2<IDLE> to “1”.

- Release the IDLE1/2 and SLEEP1/2 modes

IDLE1/2 and SLEEP1/2 modes include a normal release mode and an interrupt release mode. These modes are selected by interrupt master enable flag (IMF).

After releasing IDLE1/2 and SLEEP1/2 modes, the SYSCR2<IDLE> is automatically cleared to “0” and the operation mode is returned to the mode preceding IDLE1/2 and SLEEP1/2 modes.

IDLE1/2 and SLEEP1/2 modes can also be released by inputting low level on the **RESET** pin. After releasing reset, the operation mode is started from NORMAL1 mode.


a. Normal release mode (IMF = “0”)

IDLE1/2 and SLEEP1/2 modes are released by any interrupt source enabled by the individual interrupt enable flag (EF). After the interrupt is generated, the program operation is resumed from the instruction following the IDLE1/2 and SLEEP1/2 modes start instruction. Normally, the interrupt latches (IL) of the interrupt source used for releasing must be cleared to “0” by load instructions.


b. Interrupt release mode (IMF = “1”)

IDLE1/2 and SLEEP1/2 modes are released by any interrupt source enabled with the individual interrupt enable flag (EF) and the interrupt processing is started. After the interrupt is processed, the program operation is resumed from the instruction following the instruction, which starts IDLE1/2 and SLEEP1/2 modes.


Note: When a watchdog timer interrupts is generated immediately before IDLE1/2 and SLEEP1/2 modes are started, the watchdog timer interrupt will be processed but IDLE1/2 and SLEEP1/2 modes will not be started.



(a) IDLE1/2, SLEEP1/2 modes start (Example: starting with the SET instruction located at address a)



① Normal release mode



② Interrupt release mode

(b) IDLE1/2, SLEEP1/2 modes release
Figure 1-13. IDLE1/2, SLEEP1/2 Modes Start/Release

(3) IDLE0, SLEEP0 modes (IDLE0,SLEEP0)

IDLE0 and SLEEP0 modes are controlled by the system control register 2 (SYSCR2) and the time base timer control register (TBTCCR). The following status is maintained during IDLE0 and SLEEP0 modes.

- ① Timing generator stops feeding clock to peripherals except TBT.
- ② The data memory, CPU registers, program status word and port output latches are all held in the status in effect before IDLE0 and SLEEP0 modes were entered.
- ③ The program counter holds the address 2 ahead of the instruction which starts IDLE0 and SLEEP0 modes.

Note: Before starting IDLE0 or SLEEP0 mode, be sure to stop (disable) peripherals.




Figure 1-14. IDLE0, SLEEP0 Modes

- Start the IDLE0 and SLEEP0 modes

Stop (disable) peripherals such as a timer counter. When IDLE0 and SLEEP0 modes start, set SYSCR2<TGHALT> to “1”.

- Release the IDLE0 and SLEEP0 modes

IDLE0 and SLEEP0 modes include a normal release mode and an interrupt release mode.

These modes are selected by interrupt master flag (IMF), individual interrupt enable-flag (EF6) for INTTBT and TBTCR<TBTEN>.

After releasing IDLE0 and SLEEP0 modes, the SYSCR2<TGHALT> is automatically cleared to “0” and the operation mode is returned to the mode preceding IDLE0 and SLEEP0 modes. Before starting the IDLE0 or SLEEP0 mode, when the TBTCR<TBTEN> is set to “1”, INTTBT interrupt latch is set to “1”.

IDLE0 and SLEEP0 modes can also be released by inputting low level on the RESET pin. After releasing reset, the operation mode is started from NORMAL1 mode.

Note: IDLE0 and SLEEP0 modes start/release without reference to TBTCR<TBTEN> setting.

a. Normal release mode (IMF · EF6 · TBTCR<TBTEN> = “0”)

IDLE0 and SLEEP0 modes are released by the source clock falling edge, which is setting by the TBTCR<TBTCK>. After the falling edge is detected, the program operation is resumed from the instruction following the IDLE0 and SLEEP0 modes start instruction.

b. Interrupt release mode (IMF · EF6 · TBTCR<TBTEN> = “1”)

IDLE0 and SLEEP0 modes are released by the source clock falling edge, which is setting by the TBTCR<TBTCK> and INTTBT interrupt processing is started.

Note 1: Because returning from IDLE0, SLEEP0 to NORMAL1, SLOW1 is executed by the asynchronous internal clock, the period of IDLE0, SLEEP0 modes might be the shorter than the period setting by TBTCR<TBTCK>.

Note 2: When a watchdog timer interrupt is generated immediately before IDLE0/SLEEP0 modes is started, the watchdog timer interrupt will be processed but IDLE0/SLEEP0 modes will not be started.




Figure 1-15. IDLE0, SLEEP0 Modes Start/Release

(4) SLOW mode

SLOW mode is controlled by the system control register 2 (SYSCR2).

The following is the methods to switch the mode with the warming-up counter (TC4, 3).

a. Switching from NORMAL2 mode to SLOW1 mode

First, set SYSCK (bit 5 in SYSCR2) to switch the main system clock to the low-frequency clock for SLOW2 mode.

Next, clear XEN (bit 7 in SYSCR2) to turn off high-frequency oscillation.

Note: The high-frequency clock oscillation can be continued to return quickly to NORMAL2 mode.

When the low-frequency clock oscillation is unstable, wait until oscillation stabilizes before performing the above operations. The timer/counter 4, 3 (TC4, TC3) can conveniently be used to confirm that low-frequency clock oscillation has stabilized.

Example 1: Switching from NORMAL2 mode to SLOW1 mode.

```

SET  (SYSCR2). 5      ; SYSCR2<SYSCK> ← 1
                        ; (switches the main system clock to the low-frequency
                        ; clock for SLOW2)
CLR  (SYSCR2). 7      ; SYSCR2<XEN> ← 0
                        ; (turns off high-frequency oscillation)

```

Example 2: Switching to the SLOW1 mode after low-frequency clock has stabilized.

```


SET  (SYSCR2).6      ; SYSCR2<XTEN> ← 1
LD   (TC3CR), 43H    ; Sets mode for TC4, TC3 (16-bit TC, fs for source)
LD   (TC4CR), 05H
LDW  (TTREG3), 8000H ; Sets warming-up time
                        ; (depend on oscillator accompanied)
DI   ; IMF ← 0
SET  (EIRH). 3       ; Enables INTTC4
EI   ; IMF ← 1
SET  (TC4CR). 3      ; Starts TC4, 3
;
;
PINTTC4: CLR (TC4CR). 3 ; Stops TC4, 3
SET  (SYSCR2). 5      ; SYSCR2<SYSCK> ← 1 (Switches the main system clock
                        ; to the low-frequency clock)
CLR  (SYSCR2). 7      ; SYSCR2<XEN> ← 0
                        ; (Turns off high-frequency oscillation)
RETI
;
;
VINTTC4: DW  PINTTC4  ; INTTC4 vector table

```

b. Switching from SLOW1 mode to NORMAL2 mode

First, set XEN (bit 7 in SYSCR2) to turn on the high-frequency oscillation. When time for stabilization (warm-up) has been taken by the timer/counter 4, 3 (TC4, 3), clear SYSCK (bit 5 in SYSCR2) to switch the main system clock to the high-frequency clock.

Note 1: After SYSCK is cleared to "0", executing the instructions is continued by the low-frequency clock for the period synchronized with low-frequency and high-frequency clocks.



Note 2: SLOW mode can also be released by inputting low level on the RESET pin, which immediately performs the reset operation. After reset, the TMP86CH21 is placed in NORMAL1 mode.

Example: Switching from the SLOW1 mode to the NORMAL2 mode
($f_c = 16$ MHz, warm-up time is 4.0 ms).

```

SET  (SYSCR2). 7      ; SYSCR2<XEN> ← 1 (Starts high-frequency oscillation)
LD   (TC3CR), 63H     ; Sets mode for TC4, TC3 (16-bit TC,  $f_c$  for source)
LD   (TC4CR), 05H

LD   (TTREG4), 0F8H   ; Sets warming-up time
DI                                     ; IMF ← 0
SET  (EIRH). 3        ; Enables INTTC4
EI                                     ; IMF ← 1
SET  (TC4CR). 3        ; Starts TC4, 3
:
PINTTC4: CLR (TC4CR). 3 ; Stops TC4, 3
CLR  (SYSCR2). 5      ; SYSCR2<SYSCK> ← 0
                                (Switches the main system clock to the high-frequency
                                clock)

RETI
:
VINTTC4: DW  PINTTC4   ; INTTC4 vector table

```




Figure 1-16. Switching between the NORMAL2 and SLOW Modes

1.5 Interrupt Control Circuit

The TMP86CH21 is a total (Reset is excluded) of 15 interrupt sources for 19 interrupt factors; 3 of the sources are multiplexed. Multiple interrupt with priorities is available. 5 of the internal factors are non-maskable interrupts, and the rest of them are maskable interrupts.

Interrupt sources are provided with interrupt latches (IL), which hold interrupt requests, and independent vectors. The interrupt latch is set to “1” by the generation of its interrupt request which requests the CPU to accept its interrupts. Interrupts are enabled or disabled by software using the interrupt master enable flag (IMF) and interrupt enable flag (EF). If more than one interrupts are generated simultaneously, interrupts are accepted in order which is dominated by hardware. However, there are no prioritized interrupt factors among non-maskable interrupts.

Table 1-2. Interrupt Sources

Interrupt Factors		Enable Condition	Interrupt Latch	Vector Address	Priority
Internal External	(Reset)	non-maskable	—	FFFE _H	High 1
Internal	INTSWI (Software interrupt)	non-maskable	—	FFFC _H	2
Internal	INTUNDEF (Executed the Undefined Instruction interrupt)	non-maskable	—	FFFC _H	2
Internal	INTATRAP (Address Trap interrupt)	non-maskable	IL ₂	FFFA _H	2
Internal	INTWDT (Watchdog Timer interrupt)	non-maskable	IL ₃	FFF8 _H	2
External	INT0 (External interrupt 0)	IMF = 1, EF ₄ = 1	IL ₄	FFF6 _H	5
External	INT1 (External interrupt 1)	IMF = 1, EF ₅ = 1	IL ₅	FFF4 _H	6
Internal	INTTBT (Time Base Timer interrupt)	IMF = 1, EF ₆ = 1	IL ₆	FFF2 _H	7
External	INT2 (External interrupt2)	IMF = 1, EF ₇ = 1	IL ₇	FFF0 _H	8
Internal	INTTC1 (18-bit TC1 interrupt)	IMF = 1, EF ₈ = 1	IL ₈	FFEE _H	9
Internal	INTRxD (UART received interrupt)	IMF = 1, EF ₉ = 1	IL ₉	FFEC _H	10
Internal	INTSIO (SIO interrupt)				
Internal	INTTxD (UART transmitted interrupt)	IMF = 1, EF ₁₀ = 1	IL ₁₀	FFEA _H	11
Internal	INTTC4 (TC4 interrupt)	IMF = 1, EF ₁₁ = 1	IL ₁₁	FFE8 _H	12
Internal	INTTC6 (TC6 interrupt)	IMF = 1, EF ₁₂ = 1	IL ₁₂	FFE6 _H	13
Internal	INTADC (AD converter interrupt)	IMF = 1, EF ₁₃ = 1	IL ₁₃	FFE4 _H	14
External	INT3 (External interrupt 3)	IMF = 1, EF ₁₄ = 1	IL ₁₄	FFE2 _H	15
Internal	INTTC3 (TC3 interrupt)				
External	INT5 (External interrupt 5)	IMF = 1, EF ₁₅ = 1	IL ₁₅	FFE0 _H	Low 16
Internal	INTTC5 (TC5 interrupt)				

Note 1: The following interrupt factors share their interrupt source; the factor is selected on the register INTSEL.

- 1) INTRxD and INTSIO share the source whose priority is 10.
- 2) INT3 and INTTC3 share the source whose priority is 15.
- 3) INT5 and INTTC5 share the source whose priority is 16.

Note 2: To use the address trap interrupt (INTATRAP), clear WDTCR1<ATOUT> to “0” (it is set for the “reset request” after reset is cancelled). For details, see 2.4.5 Address Trap.

Note 3: To use the watchdog timer interrupt (INTWDT), clear WDTCR1 <WDTOU> to “0” (it is set for the “reset request” after reset is cancelled). For details, see 2.4 Watchdog Timer.




Figure 1-17. Interrupt Controller Block Diagram

(1) Interrupt latches (IL₁₅ to IL₂)

An interrupt latch is provided for each interrupt source, except for a software interrupt. When interrupt request is generated, the latch is set to “1”, and the CPU is requested to accept the interrupt if its interrupt is enabled. All interrupt latches are initialized to “0” during reset.

The interrupt latches are located on address 003C_H and 003D_H in SFR area. Except for IL₃ and IL₂, each latch can be cleared to “0” individually by instruction (However, the read-modify-write instructions such as bit manipulation or operation instructions cannot be used. Interrupt request would be cleared inadequately if interrupt is requested while such instructions are executed.). Thus interrupt request can be canceled/initialized by software.

Interrupt latches are not set to “1” by an instruction. Since interrupt latches can be read, the status for interrupt requests can be monitored by software.

Note: When manipulating IL, clear IMF (to disable interrupts) beforehand.

Example 1: Clears interrupt latches

```
DI                ; IMF ← 0
LDW (ILL), 1110100000111111B ; IL12, IL10 to IL6 ← 0
EI                ; IMF ← 1
```

Example 2: Reads interrupt latches

```
LD  WA, (ILL)      ; W ← ILH, A ← ILL
```

Example 3: Tests an interrupt latches

```
TEST (ILL), 7      ; if IL7 = 1 then jump
JR    F, SSET
```

(2) Interrupt enable register (EIR)

The interrupt enable register (EIR) enables and disables the acceptance of interrupts, except for the non-maskable interrupts (software interrupt, undefined instruction interrupt, address trap interrupt and watchdog interrupt). Non-maskable interrupt is accepted regardless of the contents of the EIR.

The EIR consists of an interrupt master enable flag (IMF) and the individual interrupt enable flags (EF). These registers are located on address 003A_H and 003B_H in SFR area, and they can be read and written by an instructions (including read-modify-write instructions such as bit manipulation or operation instructions).

a) Interrupt master enable flag (IMF)

The interrupt enable register (IMF) enables and disables the acceptance of the whole maskable-interrupt. While IMF = “0”, all maskable interrupts are not accepted regardless of the status on each individual interrupt enable flag (EF). By setting IMF to “1”, the interrupt becomes acceptable if the individuals are enabled. When an interrupt is accepted, IMF is cleared to “0” after the latest status on IMF is stacked. Thus the maskable interrupts which follow are disabled. By executing return interrupt instruction [RETI/RETN], the stacked data, which was the status before interrupt acceptance, is loaded on IMF again.

The IMF is located on bit0 in EIRL (address: 003A_H in SFR), and can be read and written by an instruction. The IMF is normally set and cleared by [EI] and [DI] instruction respectively. During reset, the IMF is initialized to “0”, and maskable interrupts are not accepted until it is set to “1”.

b) Individual interrupt enable flags (EF₁₅ to EF₄)

Each of these flags enables and disables the acceptance of its maskable interrupt. Setting the corresponding bit of an individual interrupt enable flag to “1” enables acceptance of its interrupt, and setting the bit to “0” disables acceptance. The individual interrupt enable flags (EF₁₅ to EF₄) are located on EIRL to EIRH (address: 003A_H to 003B_H in SFR), and can be read and written by an instruction. During reset, all the individual interrupt enable flags (EF₁₅ to EF₄) are initialized to “0” and all maskable interrupts are not accepted until they are set to “1”.

Note: Before manipulating EF, be sure to clear IMF (interrupt disabled). Then set IMF newly again after operating on the interrupt enables flag (EF). Normally, IMF is clear to “0” automatically on service routine. When IMF is set to “1” for using a multiple interrupt on service routine, be sure to process as is the case with EF.

Example 1: Enables interrupts individually and sets IMF

```

DI                      ; IMF ← 0
LDW (EIRL), 1110100010100000B ; EF15 to EF13, EF11, EF7, EF5 ← 1
:                        Note: IMF is not set.
:
EI                      ; IMF ← 1

```

Example 2: C compiler description example

```

unsigned int __io (3AH) EIRL; ; /* 3AH shows EIRL address */
__DI ();
EIRL=10100000B;
:
__EI ();

```




Figure 1-18. Interrupt Latch (IL), Interrupt Enable Registers (EIR)

(3) Selecting interrupt factor (INTSEL)

Each interrupt factor, that shares its interrupt source with other factors, enables its interrupt latch (IL) only if it is selected on INTSEL. The interrupt controller does not hold the interrupt request, while the factor generates the interrupt request is not selected on INTSEL. Therefore, set INTSEL appropriately before interrupt factors arises.

Interrupt source selector										
INTSEL (003E _H)	7	6	5	4	3	2	1	0	(Initial value: *0** **00)	
	—	IL9ER	—	—	—	—	IL14ER	IL15ER		
	IL9ER		alternative of INTRxD or INTSIO			0: INTRxD 1: INTSIO				R/W
	IL14ER		alternative of INT3 or INTTC3			0: INT3 1: INTTC3				
IL15ER		alternative of INT5 or INTTC5			0: INT5 1: INTTC5					

Figure 1-19. Interrupt Source Selector

1.5.1 Interrupt Sequence

An interrupt request, which raised interrupt latch, is held, until interrupt is accepted or interrupt latch is cleared to “0” by resetting or an instruction. Interrupt acceptance sequence requires 8 machine cycles (4 μ s at 8.0 MHz) after the completion of the current instruction. The interrupt service task terminates upon execution of an interrupt return instruction [RETI] (for maskable interrupts) or [RETN] (for non-maskable interrupts). Figure 1-20 shows the timing chart of interrupt acceptance processing.

- (1) Interrupt acceptance processing is packaged as follows.
 - a) The interrupt master enable flag (IMF) is cleared to “0” in order to disable the acceptance of any following interrupt.
 - b) The interrupt latch (IL) for the interrupt source accepted is cleared to “0”.
 - c) The contents of the program counter (PC) and the program status word, including the interrupt master enable flag (IMF), are saved (pushed) on the stack in sequence of PSW + IMF, PCH, PCL. Meanwhile, the stack pointer (SP) is decremented by 3.
 - d) The entry address (interrupt vector) of the corresponding interrupt service program, loaded on the vector table, is transferred to the program counter.
 - e) The instruction stored at the entry address of the interrupt service program is executed.

Note: When the contents of PSW are saved on the stack, the contents of IMF are also saved.





Figure 1-20. Timing Chart of Interrupt Acceptance/Return Interrupt Instruction

Example: Correspondence between vector table address for INTTBT and the entry address of the interrupt service program



A maskable interrupt is not accepted until the IMF is set to "1" even if the maskable interrupt higher than the level of current servicing interrupt is requested.

In order to utilize nested interrupt service, the IMF is set to "1" in the interrupt service program. In this case, acceptable interrupt sources are selectively enabled by the individual interrupt enable flags. To avoid overloaded nesting, clear the individual interrupt enable flag whose interrupt is currently serviced, before setting IMF to "1". As for non-maskable interrupt, keep interrupt service shorten compared with length between interrupt requests; otherwise the status cannot be recovered as non-maskable interrupt would simply nested.

(2) Saving/restoring general-purpose registers

During interrupt acceptance processing, the program counter (PC) and the program status word (PSW, includes IMF) are automatically saved on the stack, but the accumulator and others are not. These registers are saved by software if necessary. When multiple interrupt services are nested, it is also necessary to avoid using the same data memory area for saving registers. The following methods are used to save/restore the general-purpose registers.


a) Using PUSH and POP instructions

To save only a specific register, PUSH and POP instructions are available.

Example: Save/store register using PUSH and POP instructions

```

PINTxx: PUSH  WA      ; Save WA register
          (interrupt processing)
          POP   WA      ; Restore WA register
          RETI         ; RETURN
  
```



b) Using data transfer instructions

To save only a specific register without nested interrupts, data transfer instructions are available.

Example: Save/store register using data transfer instructions

```

PINTxx: LD  (GSAVA), A      ; Save A register
          (interrupt processing)
          LD  A, (GSAVA)    ; Restore A register
          RETI              ; RETURN
  
```




Figure 1-21. Saving/restoring General-purpose Registers under Interrupt Processing

(3) Interrupt return

Interrupt return instructions [RETI]/[RETN] perform as follows.

[RETI]/[RETN] Interrupt Return
① Program Counter (PC) and program status word (PSW, includes IMF) are restored from the stack.
② Stack pointer (SP) is incremented by 3.

As for Address Trap interrupt (INTARTAP), it is required to alter stacked data for program counter (PC) to restarting address, during interrupt service program. Otherwise returning interrupt causes INTATRAP again. When interrupt acceptance processing has completed, stacked data for PC_L and PC_H are located on address (SP + 1) and (SP + 2) respectively.

Note: If [RETN] is executed with the above data unaltered, the program returns to the address trap area and INTATRAP occurs again.

Example 1: Returning from address trap interrupt (INTATRAP) service program

```
PINTxx: POP   WA           ; Recover SP by 2
        LD    WA, Return Address ;
        PUSH  WA           ; Alter stacked data
        (interrupt processing)
        RETN              ; RETURN
```

Example 2: Restarting without returning interrupt

(In this case, PSW (includes IMF) before interrupt acceptance is discarded.)

```
PINTxx: INC    SP           ; Recover SP by 3
        INC    SP           ;
        INC    SP           ;
        (interrupt processing)
        LD     EIRL, data    ; Set IMF to "1" or clear it to "0"
        JP     Restart Address ; Jump into restarting address
```

Note: It is recommended that stack pointer be return to rate before INTATRAP (increment 3 times), if return interrupt instruction [RETN] is not utilized during interrupt service program under INTATRAP (such as Example 2).

Interrupt requests are sampled during the final cycle of the instruction being executed. Thus, the next interrupt can be accepted immediately after the interrupt return instruction is executed.

Note: When the interrupt processing time is longer than the interrupt request generation time, the interrupt service task is performed but not the main task.

1.5.2 Software Interrupt (INTSW)

Executing the [SWI] instruction generates a software interrupt and immediately starts interrupt processing (INTSW is highest prioritized interrupt).

Use the [SWI] instruction only for detection of the address error or for debugging.

① Address error detection

FF_H is read if for some cause such as noise the CPU attempts to fetch an instruction from a non-existent memory address during single chip mode. Code FF_H is the SWI instruction, so a software interrupt is generated and an address error is detected. The address error detection range can be further expanded by writing FF_H to unused areas of the program memory. Address-trap reset is generated in case that an instruction is fetched from RAM or SFR areas.

② Debugging

Debugging efficiency can be increased by placing the SWI instruction at the software break point setting address.

1.5.3 Undefined Instruction Interrupt (INTUNDEF)

Taking code which is not defined as authorized instruction for instruction causes INTUNDEF. INTUNDEF is generated when the CPU fetches such a code and tries to execute it. INTUNDEF is accepted even if non-maskable interrupt is in process. Contemporary process is broken and INTUNDEF interrupt process starts, soon after it is requested.

Note: The undefined instruction interrupt (INTUNDEF) forces CPU to jump into vector address, as software interrupt (SWI) does.

1.5.4 Address Trap Interrupt (INTATRAP)

Fetching instruction from unauthorized area for instructions (address trapped area) causes reset-output or address trap interrupt (INTATRAP). INTATRAP is accepted even if non-maskable interrupt is in process. Contemporary process is broken and INTATRAP interrupt process starts, soon after it is requested.

Note: The operating mode under address trapped, whether to be reset-output or interrupt processing, is selected on watchdog timer control register (WDTCR).

1.5.5 External Interrupts

The TMP86CH21 has five external interrupt inputs. These inputs are equipped with digital noise reject circuits (pulse inputs of less than a certain time are eliminated as noise).

Edge selection is also possible with INT1 to INT3. The $\overline{\text{INT0}}$ /P63 pin can be configured as either an external interrupt input pin or an input/output port, and is configured as an input port during reset.

Edge selection, noise reject control and $\overline{\text{INT0}}$ /P63 pin function selection are performed by the external interrupt control register (EINTCR).

Table 1-3. External Interrupts

Source	Pin	Secondary Function pin	Enable Conditions	Edge	Digital Noise Reject
INT0	$\overline{\text{INT0}}$	P63/AIN3	IMF = 1, EF ₄ = 1, INT0EN = 1	Falling edge	Pulses of less than 2/fc [s] are eliminated as noise. Pulses of 7/fc [s] or more are considered to be signals. In the SLOW or the SLEEP mode, pulses of less than 1/fs [s] are eliminated as noise. Pulses of 3.5/fs [s] or more are considered to be signals.
INT1	INT1	P12/SEG29	IMF · EF ₅ = 1	Falling edge or Rising edge	Pulses of less than 15/fc or 63/fc [s] are eliminated as noise. Pulses of 49/fc or 193/fc [s] or more are considered to be signals. In the SLOW or the SLEEP mode, pulses of less than 1/fs [s] are eliminated as noise. Pulses of 3.5/fs [s] or more are considered to be signals.
INT2	INT2	P13/SEG28	IMF · EF ₇ = 1		
INT3	INT3	P14/SEG27	IMF · EF ₁₄ = 1 IL14ER = 0		
INT5	$\overline{\text{INT5}}$	P20/STOP	IMF · EF ₁₅ = 1 IL15ER = 0	Falling edge	Pulses of less than 2/fc [s] are eliminated as noise. Pulses of 7/fc [s] or more are considered to be signals. In the SLOW or the SLEEP mode, pulses of less than 1/fs [s] are eliminated as noise. Pulses of 3.5/fs [s] or more are considered to be signals.

Note 1: If a noiseless signal is input to the external interrupt pin in the **NORMAL 1/2** or **IDLE 1/2** modes, the maximum time from the edge of input signal until the IL is set is as follows :

- ① INT1 pin 55/fc [s] (INT1NC = 1), 199/fc [s] (INT1NC = 0)
- ② INT2, INT3 pin 31/fc [s]

Note 2: Even if the falling edge of $\overline{\text{INT0}}$ pin input is detected at INT0EN = 0, the interrupt latch IL₄ is not set.

Note 3: When data changed and did a change of I/O when used external interrupt ports as a normal ports, interrupt request signal occurs incorrectly. Handling of prohibition of interrupt enable register (EIR) is necessary.

Note 4: The maximum time from modifying INT1NC until a noise reject time is changed is 26/fc.




Figure 1-22. External Interrupt Control Register

1.6 Reset Circuit

The TMP86CH21 has four types of reset generation procedures: an external reset input, an address trap reset output, a watchdog timer reset output and a system clock reset output. Table 1-7 shows on-chip hardware initialization by reset action.

The malfunction reset output circuit such as watchdog timer reset, address trap reset and system clock reset is not initialized when power is turned on. The $\overline{\text{RESET}}$ pin can output level “L” at the maximum $24/f_c[s]$ ($1.5\ \mu s$ at 16.0 MHz) when power is turned on.

Table 1-4. Initializing Internal Status by Reset Action

On-chip Hardware	Initial Value	On-chip Hardware	Initial Value
Program counter (PC)	(FFFE _H)	Prescaler and Divider of timing generator	0
Stack pointer (SP)	Not initialized		
General-purpose registers (W, A, B, C, D, E, H, L, IX, IY)	Not initialized		
Jump status flag (JF)	Not initialized	Watchdog timer	Enable
Zero flag (ZF)	Not initialized	Output latches of I/O ports	Refer to I/O port circuitry
Carry flag (CF)	Not initialized		
Half carry flag (HF)	Not initialized		
Sign flag (SF)	Not initialized		
Overflow flag (VF)	Not initialized		
Interrupt master enable flag (IMF)	0		
Interrupt individual enable flags (EF)	0	Control registers	Refer to each of control register
Interrupt latches (IL)	0		
		RAM	Not initialized

1.6.1 External Reset Input

The $\overline{\text{RESET}}$ pin contains a Schmitt trigger (hysteresis) with an internal pull-up resistor.

When the $\overline{\text{RESET}}$ pin is held at “L” level for at least 3 machine cycles ($12/f_c[s]$) with the power supply voltage within the operating voltage range and oscillation stable, a reset is applied and the internal state is initialized.

When the $\overline{\text{RESET}}$ pin input goes high, the reset operation is released and the program execution starts at the vector address stored at addresses FFFE to FFFF_H.




Figure 1-23. Reset Circuit

1.6.2 Address-trap-reset

If the CPU should start looping for some cause such as noise and an attempt be made to fetch an instruction from the on-chip RAM (when $WDTCR1<ATAS>$ is set to "1") or the SFR area, address-trap-reset will be generated. Then, the \overline{RESET} pin output will go low. The reset time is about $8/f_c$ to $24/f_c$ [s] (0.5 to $1.5\ \mu\text{s}$ at $16.0\ \text{MHz}$).




Figure 1-24. Address-trap-reset

Note: The operating mode under address trapped is alternative of reset or interrupt. The address trap area is alternative.

1.6.3 Watchdog Timer Reset

Refer to Section "2.4 Watchdog Timer".

1.6.4 System-clock-reset

Clearing both XEN and XTEN (bits 7 and 6 in SYSCR2) to "0", clearing XEN to "0" when $SYSCK = "1"$, or clearing XTEN to "0" when $SYSCK = "1"$ stops system clock, and causes the microcomputer to deadlock. This can be prevented by automatically generating a reset signal whenever $XEN = XTEN = "0"$, $XEN = SYSCK = "0"$, or $XTEN = "0"/SYSCK = "1"$ is detected to continue the oscillation. The, the \overline{RESET} pin output goes low from high-impedance. The reset time is about $8/f_c$ to $24/f_c$ [s] (0.5 to $1.5\ \mu\text{s}$ at $16.0\ \text{MHz}$).

2. On-chip Peripherals Functions

2.1 Special Function Register (SFR)

The TMP86CH21 adopts the memory mapped I/O system, and all peripheral control and data transfers are performed through the special function register (SFR). The SFR is mapped on address 0000_H to 003F_H, DBR is mapped on address 0F80_H to 0FFF_H.

Figure 2-1 (a) to 2-1 (c) indicate the special function register (SFR) and data buffer register (DBR) for TMP86CH21.

Address	Read	Write	Address	Read	Write
0000 _H	reserved		0020 _H	ADCDR1 (AD converter register 1)	—
01	P1DR (P1 Port output latch)		21	ADCDR2 (AD converter register 2)	—
02	P2DR (P2 Port output latch)		22	Reserved	
03	P3DR (P3 Port output latch)		23	Reserved	
04	P3OUTCR (P3 Port output circuit control)		24	Reserved	
05	P5DR (P5 Port output latch)		25	UARTSR (UART Status register)	UARTCR1 (UART control register 1)
06	P6DR (P6 Port output latch)		26	—	UARTCR2 (UART control register 2)
07	P7DR (P7 Port output latch)		27	Reserved	
08	P1PRD (P1 Terminal input)	—	28	LCDCR (LCD Control register)	
09	P2PRD (P2 Terminal input)	—	29	P1LCR (P1 segment output control)	
0A	P3PRD (P3 Terminal input)	—	2A	P5LCR (P5 segment output control)	
0B	P5PRD (P5 Terminal input)	—	2B	P7LCR (P7 segment output control)	
0C	P6CR (P6 Port input/output control)		2C	PWREG3 (Timer register 3)	
0D	P7PRD (P7 Terminal input)	—	2D	PWREG4 (Timer register 4)	
0E	ADCCR1 (AD control register 1)		2E	PWREG5 (Timer register 5)	
0F	ADCCR2 (AD control register 2)		2F	PWREG6 (Timer register 6)	
10	TREG1A _L		30	Reserved	
11	TREG1A _M (Timer register 1 A)		31	Reserved	
12	TREG1A _H		32	Reserved	
13	TREG1B (Timer register 1B)		33	Reserved	
14	TC1CR1 (Timer Counter 1 control 1)		34	—	WDTCR1 (watchdog timer control)
15	TC1CR2 (Timer Counter 1 control 2)		35	—	WDTCR2 (watchdog timer control)
16	TC1SR (TC1 Status)	—	36	TBTCR (TBT/TG/DVO control)	
17	Reserved		37	EINTCR (External interrupt control)	
18	TC3CR (Timer Counter 3 control)		38	SYSCR1 (System control 1)	
19	TC4CR (Timer Counter 4 control)		39	SYSCR2 (System control 2)	
1A	TC5CR (Timer Counter 5 control)		3A	EIR _L (Interrupt enable register)	
1B	TC6CR (Timer Counter 6 control)		3B	EIR _H (Interrupt enable register)	
1C	TTREG3 (Timer register 3)		3C	IL _L (Interrupt latch)	
1D	TTREG4 (Timer register 4)		3D	IL _H (Interrupt latch)	
1E	TTREG5 (Timer register 5)		3E	INTSEL (Interrupt source selector)	
1F	TTREG6 (Timer register 6)		3F	PSW (Program Status word)	

Note 1: Do not access reserved areas by the program.

Note 2: —: Cannot be accessed.

Note 3: Write-only registers and interrupt latches cannot use the read-modify-write instructions (bit manipulation instructions such as SET, CLR, etc. and logical operation instructions such as AND, OR, etc.).

Figure 2-1 (a). The Special Function Register (SFR) for TMP86CH21

Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Address	Read	Write
0F80 _H	SEG1				SEG0				0F90 _H	SIOBR0 (SIO Buffer 0)	
81	SEG3				SEG2				91	SIOBR1 (SIO Buffer 1)	
82	SEG5				SEG4				92	SIOBR2 (SIO Buffer 2)	
83	SEG7				SEG6				93	SIOBR3 (SIO Buffer 3)	
84	SEG9				SEG8				94	SIOBR4 (SIO Buffer 4)	
85	SEG11				SEG10				95	SIOBR5 (SIO Buffer 5)	
86	SEG13				SEG12				96	SIOBR6 (SIO Buffer 6)	
87	SEG15				SEG14				97	SIOBR7 (SIO Buffer 7)	
88	SEG17				SEG16				98	—	SIOCR1 (SIO Control register 1)
89	SEG19				SEG18				99	SIOSR (SIO Status register)	SIOCR2 (SIO Control register 2)
8A	SEG21				SEG20				9A	—	STOPCR (Key On Wake Up Control register)
8B	SEG23				SEG22				9B	RDBUF (UART received data buffer)	TDBUF (UART transmitted data buffer)
8C	SEG25				SEG24				9C	Reserved	
8D	SEG27				SEG26				9D	Reserved	
8E	SEG29				SEG18				9E	Reserved	
8F	SEG31				SEG30				0FFF	Reserved	

Note 1: Do not access reserved areas by the program.

Note 2: — : Cannot be accessed.

Note 3: Write-only registers and interrupt latches cannot use the read-modify-write instructions (bit manipulation instructions such as SET, CLR, etc. and logical operation instructions such as AND, OR, etc.).

Figure 2-1 (b). The Data Buffer Register (DBR) for TMP86CH21

2.2 I/O Ports

The TMP86CH21 has 6 parallel input/output ports (39 pins) as follows.

	Primary Function	Secondary Functions
Port P1	8-bit I/O port	External interrupt input, serial interface input/output, UART input/output and segment output.
Port P2	3-bit I/O port	Low-frequency resonator connections, external interrupt input, STOP mode release signal input.
Port P3	4-bit I/O port	Timer/counter input/output and divider output.
Port P5	8-bit I/O port	Segment output.
Port P6	8-bit I/O port	Analog input, external interrupt input, timer/counter input and STOP mode release signal input.
Port P7	8-bit I/O port	Segment output.

Each output port contains a latch, which holds the output data. All input ports do not have latches, so the external input data should be externally held until the input data is read from outside or reading should be performed several times before processing. Figure 2-2 shows input/output timing examples. External data is read from an I/O port in the S1 state of the read cycle during execution of the read instruction. This timing cannot be recognized from outside, so that transient input such as chattering must be processed by the program.

Output data changes in the S2 state of the write cycle during execution of the instruction which writes to an I/O port.




Figure 2-2. Input/Output Timing (Example)

2.2.1 Port P1 (P17 to P10)

Port P1 is an 8-bit input/output port which is also used as an external interrupt input, serial interface input/output, UART input/output and segment output of LCD. When used as a segment pins of LCD, the respective bit of P1LCR should be set to "1".

When used as an input port or a secondary function (except for segment) pins, the respective output latch (P1DR) should be set to "1" and its corresponding P1LCR bit should be set to "0". When used as an output port, the respective P1LCR bit should be set to "0". During reset, the output latch is initialized to "1".

P1 port output latch (P1DR) and P1 port terminal input (P1PRD) are located on their respective address.

When read the output latch data, the P1DR should be read and when read the terminal input data, the P1PRD register should be read.

If the terminal input data which is configured as LCD segment output is read, unstable data is read.




Figure 2-3. Port 1

2.2.2 Port P2 (P22 to P20)

Port P2 is a 3-bit input/output port.

It is also used as an external interrupt, a STOP mode release signal input, and low-frequency crystal oscillator connection pins. When used as an input port or a secondary function pins, respective output latch (P2DR) should be set to "1".

During reset, the P2DR is initialized to "1".

A low-frequency crystal oscillator (32.768 kHz) is connected to pins P21 (XTIN) and P22 (XTOUT) in the dual-clock mode. In the single-clock mode, pins P21 and P22 can be used as normal input/output ports.

It is recommended that pin P20 should be used as an external interrupt input, a STOP mode release signal input, or an input port. If it is used as an output port, the interrupt latch is set on the falling edge of the output pulse.

P2 port output latch (P2DR) and P2 port terminal input (P2PRD) are located on their respective address.

When read the output latch data, the P2DR should be read and when read the terminal input data, the P2PRD register should be read. If a read instruction is executed for port P2, read data of bits 7 to 3 are unstable.




Figure 2-4. Port 2

Note: Port P20 is used as $\overline{\text{STOP}}$ pin. Therefore, when stop mode is started, OUTEN does not affect to P20, and P20 becomes High-Z mode.

2.2.3 Port P3 (P33 to P30)

Port P3 is a 4-bit input/output port.

It is also used as a timer/counter input/output, divider output.

When used as a timer/counter output or divider output, respective output latch (P3DR) should be set to "1".

It can be selected whether output circuit of P3 port is C-MOS output or a sink open drain individually, by setting P3OUTCR. When a corresponding bit of P3OUTCR is "0", the output circuit is selected to a sink open drain and when a corresponding bit of P3OUTCR is "1", the output circuit is selected to a C-MOS output. When used as an input port or timer/counter input, respective output control (P3OUTCR) should be set to "0" after P3DR is set to "1". During reset, the P3DR is initialized to "1", and the P3OUTCR is initialized to "0".

P3 port output latch (P3DR) and P3 port terminal input (P3PRD) are located on their respective address.

When read the output latch data, the P3DR should be read and when read the terminal input data, the P3PRD register should be read. If a read instruction is executed for port P3, read data of bits 7 to 4 are unstable.




Figure 2-5. Port 3

2.2.4 Port P5 (P57 to P50)

Port P5 is an 8-bit input/output port which is also used as a segment pins of LCD.

When used as input port, the respective output latch (P5DR) should be set to "1".

During reset, the P5DR is initialized to "1".

When used as a segment pins of LCD, the respective bit of P5LCR should be set to "1". When used as an output port, the respective P5LCR bit should be set to "0".

P5 port output latch (P5DR) and P5 port terminal input (P5PRD) are located on their respective address.

When read the output latch data, the P5DR should be read and when read the terminal input data, the P5PRD register should be read. If the terminal input data which is configured as LCD segment output is read, unstable data is read.




Figure 2-6. Port 5

2.2.5 Port P6 (P67 to P60)

Port P6 is an 8-bit input/output port which can be configured as an input or an output in one-bit unit. Port P6 is also used as an analog input, Key on Wake up input, timer/counter input and external interrupt input. Input/output modes is specified by the P6 control register (P6CR), the P6 output latch (P6DR), and AINDS (bit 4 in ADCCR1). During reset, P6CR and P6DR are initialized to "0" and AINDS is set to "1". At the same time, the input data of pins P67 to P60 are fixed to "0". To use port P6 as an input port, external interrupt input, timer/counter input or key on wake up input, set data of P6DR to "1" and P6CR to "0". To use it as an output port, set data of P6CR to "1". To use it as an analog input, set data of P6DR to "0" and P6CR to "0", and start the AD. It is the penetration electric current measures by the analog voltage.

Pins not used for analog input can be used as I/O ports. During AD conversion, output instructions should not be executed to keep a precision. In addition, a variable signal should not be input to a port adjacent to the analog input during AD conversion.

When the AD converter is in use (P6DR=0), bits mentioned above are read as "0" by executing input instructions.




Figure 2-7. Port 6 and P6CR

Note: Although P6DR is a read/writer register, because it is also used as an input mode control function, read-modify-write instructions such as bit manipulate instructions cannot be used. Read-modify-write instruction writes the all data of 8-bit after data is read and modified. Because a bit setting Input mode read data of terminal, the output latch is changed by these instruction. So P6 port can not input data.

2.2.6 Port P7 (P77 to P70)

Port P7 is an 8-bit input/output port which is also used as a segment pins of LCD.

When used as input port, the respective output latch (P7DR) should be set to "1".

During reset, the P7DR is initialized to "1".

When used as a segment pins of LCD, the respective bit of P7LCR should be set to "1" and its corresponding P7LCR bit should be set to "0". When used as an output port, the respective P7LCR bit should be set to "0".

P7 port output latch (P7DR) and P7 port terminal input (P7PRD) are located on their respective address.

When read the output latch data, the P7DR should be read and when read the terminal input data, the P7PRD register should be read. If the terminal input data which is configured as LCD segment output is read, unstable data is read.




Figure 2-8. Port 7

2.3 Time Base Timer (TBT)

The time base timer generates time base for key scanning, dynamic displaying, etc. It also provides a time base timer interrupt (INTTBT).

An INTTBT is generated on the first falling edge of source clock (the divider output of the timing generator) after the time base timer has been enabled. The divider is not cleared by the program ; therefore, only the first interrupt may be generated ahead of the set interrupt period (Figure 2-9.(b)).

The interrupt frequency (TBTCK) must be selected with the time base timer disabled (the interrupt frequency must not be changed with the disable from the enable state). Both frequency selection and enabling can be performed simultaneously.




Figure 2-9. Time Base Timer

Example: Sets the time base timer frequency to $f_c/2^{16}$ [Hz] and enables an INTTBT interrupt.

```
LD  (TBTCCR), 00000010B    ; TBTEN ← 1
LD  (TBTCCR), 00001010B    ; TBTCK ← 010
DI                                     ; IMF ← 0
SET (EIRL). 6
```

TBTCR (0036 _H)	7	6	5	4	3	2	1	0	(Initial value: 0000 0000)
	(DVOEN)	(DVQCK)	(DV7CK)	TBTEN			TBTCK		

TBTEN	Time base timer enable/disable	0: Disable 1: Enable				R/W
TBTCK	Time base timer interrupt frequency select [Hz]		NORMAL1/2, IDLE1/2 Modes		SLOW, SLEEP Modes	
			DV7CK = 0	DV7CK = 1		
		000	$fc/2^{23}$	$fs/2^{15}$	$fs/2^{15}$	
		001	$fc/2^{21}$	$fs/2^{13}$	$fs/2^{13}$	
		010	$fc/2^{16}$	$fs/2^8$	—	
		011	$fc/2^{14}$	$fs/2^6$	—	
		100	$fc/2^{13}$	$fs/2^5$	—	
		101	$fc/2^{12}$	$fs/2^4$	—	
		110	$fc/2^{11}$	$fs/2^3$	—	
		111	$fc/2^9$	$fs/2$	—	

Note: fc : High-frequency clock [Hz], fs : Low-frequency clock [Hz], *: Don't care

Figure 2-10. Time Base Timer Control Register

Table 2-1. Time Base Timer Interrupt Frequency (Example: $fc = 16.0$ MHz, $fs = 32.768$ kHz)

TBTCK	Time Base Timer Interrupt Frequency [Hz]		
	NORMAL1/2, IDLE1/2 Modes		SLOW, SLEEP Modes
	DV7CK = 0	DV7CK = 1	
000	1.91	1	1
001	7.63	4	4
010	244.14	128	—
011	976.56	512	—
100	1953.13	1024	—
101	3906.25	2048	—
110	7812.5	4096	—
111	31250	16384	—

2.4 Watchdog Timer (WDT)

The watchdog timer is a fail-safe system to rapidly detect the CPU malfunctions such as endless looping caused by noise or the like, or deadlock and resume the CPU to the normal state.

The watchdog timer signal for detecting malfunction can be selected either a reset output or a non-maskable interrupt request. However, selection is possible only once after reset. At first the reset output is selected.

When the watchdog timer is not being used for malfunction detection, it can be used as a timer to generate an interrupt at fixed intervals.

Note: Care must be given in system design so as to protect the Watchdog timer from disturbing noise. Otherwise the Watchdog Timer may not fully exhibit its functionality.

2.4.1 Watchdog Timer Configuration




Figure 2-11. Watchdog Timer Configuration

2.4.2 Watchdog Timer Control

Figure 2-12 shows the watchdog timer control registers (WDTCR1, WDTCR2). The watchdog timer is automatically enabled after reset.

(1) Malfunction detection methods using the watchdog timer

The CPU malfunction is detected as follows.

- ① Setting the detection time, selecting output, and clearing the binary counter.
- ② Repeatedly clearing the binary counter within the setting detection time

If the CPU malfunctions such as endless looping or deadlock occur for any cause, the watchdog timer output will become active at the rising of an overflow from the binary counters unless the binary counters are cleared. At this time, when WDTOUT=1 a reset is generated, which drives the **RESET** pin low to reset the internal hardware and the external circuit. When WDTOUT=0, a watchdog timer interrupt (INTWDT) is generated.

The watchdog timer temporarily stops counting in STOP mode including warm-up or IDLE mode, and automatically restarts (continues counting) when the STOP/IDLE modes is released.

Note: The watchdog timer consists of an internal divider and a two-stage binary counter. When clear code 4EH is written, only the binary counter is cleared, not the internal divider. Depending on the timing at which clear code 4EH is written on the WDTCR2 register, the overflow time of the binary counter may be at minimum 3/4 of the time set in WDTCR1 <WDTT>. Thus, write the clear code using a shorter cycle than 3/4 of the time set in WDTCR1 <WDTT>.

Example: Sets the watchdog timer detection time to $2^{21}/f_c$ [s] and resets the CPU malfunction.

	LD(WDTCR2), 4EH	; Clears the binary counters
	LD(WDTCR1), 00001101B	; WDTT ← 10, WDTOUT ← 1
Within 3/4 of WDT detection time	LD(WDTCR2), 4EH	; Clears the binary counters (always clear immediately before and after changing WDTT)
Within 3/4 of WDT detection time	LD(WDTCR2), 4EH	; Clears the binary counters
	LD(WDTCR2), 4EH	; Clears the binary counters

7

6

5

4

3

2

1

0

WDTCR1

(0034_H)

(ATAS)

(ATOUT)

WDT

EN

WDTT

WDT

OUT

(Initial value: **11 1001)

WDTEN	Watchdog timer enable/disable	0: Disable (It is necessary to write the disable code to WDTCR2) 1: Enable				Write only
WDTT	Watchdog timer detection time [s]		NORMAL1/2 Modes		SLOW Mode	
			DV7CK = 0	DV7CK = 1		
		00	2 ²⁵ /fc	2 ¹⁷ /fs	2 ¹⁷ /fs	
		01	2 ²³ /fc	2 ¹⁵ /fs	2 ¹⁵ /fs	
		10	2 ²¹ /fc	2 ¹³ /fs	2 ¹³ /fs	
11	2 ¹⁹ /fc	2 ¹¹ /fs	2 ¹¹ /fs			
WDTOUT	Watchdog timer output select	0: Interrupt request 1: Reset output				

Note 1: WDTOUT cannot be set to "1" by program after clearing WDTOUT to "0".

Note 2: fc: High-frequency clock [Hz], fs: Low-frequency clock [Hz], *: Don't care

Note 3: WDTCR1 is a write-only register and must not be used with any of read-modify-write instructions.

Note 4: The watchdog timer must be disabled or the counter must be cleared immediately before entering to the STOP mode. When the counter is cleared, the counter must be cleared again immediately after releasing the STOP mode.

Note 5: To disable the watchdog timer, always write "4E_H" (clear code) to WDTCR2 for clearing the binary counter before writing "0" to WDTEN, and then write "B1_H" (disable code) to WDTCR2.
Also, immediately before these procedure, disable the interrupt mater flag (IMF) by DI instruction.

7

6

5

4

3

2

1

0

WDTCR2

(0035_H)

(Initial value: **** *)

WDTCR2	Watchdog timer control code write register	4E _H : Watchdog timer binary counter clear (clear code) B1 _H : Watchdog timer disable (disable code) D2 _H : Enable assigning address trap area Others: Invalid	Write only
--------	--	--	------------

Note 1: The disable code is invalid unless written when WDTEN = 0.

Note 2: *: Don't care

Note 3: The binary counter of the watchdog timer must not be cleared by the interrupt task.

Note 4: Write clear code 4E_H withing 3/4 of the time set in WDTCR1 < WDTT >.

Figure 2-12. Watchdog Timer Control Registers

(2) Watchdog timer enable

The watchdog timer is enabled by setting WDTEN (bit 3 in WDTCR1) to "1". WDTEN is initialized to "1" during reset, so the watchdog timer operates immediately after reset is released.

(3) Watchdog timer disable

To disable the watchdog time, write “4EH” (clear code) to WDTCR2 for clearing the binary counter before writing “0” to WDTEN, and then write “B1H” (disable code) to WDTCR2. The watchdog timer is not disabled if this procedure is reversed and the disable code is written to WDTCR2 before WDTEN is cleared to “0”. Also, immediately before these procedure, disable the interrupt master flag (IMF) by DI instruction. During disabling the watchdog timer, the binary counters are cleared to “0”.

Example: Disables watchdog timer

```
DI          ; IMF ← 0
LD    (WDTCR2), 04EH    ; Clear the binary counter
LDW   (WDTCR1), 0B101H  ; WDTEN ← 0, WDTCR2 ← Disable code
EI          ; IMF ← 1
```

Table 2-2. Watchdog Timer Detection Time (Example: $f_c = 16.0$ MHz, $f_s = 32.768$ kHz)

WDTT	Watchdog Timer Detection Time [s]		
	NORMAL 1/2 Modes		SLOW Mode
	DV7CK = 0	DV7CK = 1	
00	2.097	4	4
01	524.288 m	1	1
10	131.072 m	250 m	250 m
11	32.768 m	62.5 m	62.5 m

2.4.3 Watchdog Timer Interrupt (INTWDT)

This is a pseudo non-maskable interrupt which can be accepted regardless of the contents of the EIR. If a watchdog timer interrupt or a software interrupt is already accepted, however, the new watchdog timer interrupt waits until the previous interrupt processing is completed (the end of the [RETN] instruction execution).

The stack pointer (SP) should be initialized before using the watchdog timer output as an interrupt source with WDTOUT.

Example: Watchdog timer interrupt setting up

```
LD    SP, 023FH    ; Sets the stack pointer
LD    (WDTCR1), 00001000B ; WDTOUT ← 0
```

2.4.4 Watchdog Timer Reset

If the watchdog timer output becomes active, a reset is generated, which drives the $\overline{\text{RESET}}$ pin (sink open drain input/output with pull-up) low to reset the internal hardware. The reset output time is about $8/f_c$ to $24/f_c$ [s] (0.5 to 1.5 μs at $f_c = 16.0$ MHz).

Note: The high-frequency clock oscillator also turns on when a watchdog timer reset is generated in SLOW mode. The reset output time is $8/f_c$ to $24/f_c$ [s]. Therefore, the reset time may include a certain amount of error if there is any fluctuation of the oscillation frequency at starting the high-frequency clock oscillation. Thus, the reset time must be considered an approximated value.




Figure 2-13. Watchdog Timer Interrupt/Reset

2.5 Divider Output ($\overline{\text{DVO}}$)

Approximately 50% duty pulse can be output using the divider output circuit, which is useful for piezoelectric buzzer drive. Divider output is from pin P30 ($\overline{\text{DVO}}$). The P30 output latch should be set to "1".

*Note: Selection of divider output frequency must be made while divider output is disabled.
Also, in other words, when changing the state of the divider output frequency from enabled to disable, do not change the setting of the divider output frequency.*

TBTCR (0036 _H)	7	6	5	4	3	2	1	0	(Initial value: 0000 0000)
	DVOEN	DVOCK	(DV7CK)	(TBTEN)		(TBTCK)			
	DVOEN	Divider output enable/disable	0: Disable (It is necessary to write the disable code to WDTCR2) 1: Enable				R/W		
	DVOCK	Divider output (DVO) frequency selection [Hz]		NORMAL1/2 Modes		SLOW, SLEEP Modes			
				DV7CK = 0	DV7CK = 1				
00			$fc/2^{13}$	$fs/2^5$	$fs/2^5$				
01			$fc/2^{12}$	$fs/2^4$	$fs/2^4$				
	10	$fc/2^{11}$	$fs/2^3$	$fs/2^3$					
	11	$fc/2^{10}$	$fs/2^2$	$fs/2^2$					

Note: *fc*: High-frequency clock [Hz], *fs*: Low-frequency clock [Hz], *: Don't care

Figure 2-15. Divider Output Control Register

Example: 1.95 kHz pulse output (at $fc = 16$ MHz)

```
SET (P3DR).0 ; P30 output latch ← 1
LD (TBTCCR), 00000000B ; DVOCK ← "00"
LD (TBTCCR), 10000000B ; DVOEN ← "1"
```

Table 2-3. Divider Output Frequency (Example: at $fc = 16.0$ MHz, $fs = 32.768$ kHz)

DVOCK	Divider Output Frequency [Hz]		
	NORMAL1/2, IDLE1/2 Modes		SLOW, SLEEP Modes
	DV7CK = 0	DV7CK = 1	
00	1.953 k	1.024 k	1.024 k
01	3.906 k	2.048 k	2.048 k
10	7.813 k	4.096 k	4.096 k
11	15.625 k	8.192 k	8.192 k




Figure 2-16. Divider Output

2.6 18-Bit Timer/Counter (TC1)

2.6.1 Configuration




Figure 2-17. Timer/Counter 1

2.6.2 Control

The timer/counter 1 is controlled by a timer/counter 1 control registers (TC1CR1/TC1CR2), an 18-bit timer register (TREG1A), and an 8-bit internal window gate pulse setting register (TREG1B).




Figure 2-18. Timer Register/Window Gate Pulse Setting Register/Control Register of the TC1

2.6.3 Function

TC1 has four operating modes. The timer mode of the TC1 is used at warm-up when switching from SLOW mode to NORMAL2 mode.

(1) Timer mode

In this mode, counting up is performed using the internal clock. The contents of TREG1A are compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared. Counting up resumes after the counter is cleared.

Table 2-4. Source Clock (internal clock) of Timer/Counter 1

Source Clock				Resolution		Maximum Setting Time	
NORMAL1/2, IDLE1/2 Modes		SLOW Mode	SLEEP Mode				
DV7CK = 0	DV7CK = 1			fc = 16 MHz	fs = 32.768 kHz	fc = 16 MHz	fs = 32.768 kHz
fc/2 ²³ [Hz]	fs/2 ¹⁵ [Hz]	fs/2 ¹⁵ [Hz]	fs/2 ¹⁵ [Hz]	0.52 s	1 s	38.2 h	72.8 h
fc/2 ¹³	fs/2 ⁵	fs/2 ⁵	fs/2 ⁵	512 μs	0.98 ms	2.2 min	4.3 min
fc/2 ¹¹	fs/2 ³	fs/2 ³	fs/2 ³	128 μs	244 μs	0.5 min	1.07 min
fc/2 ⁷	fc/2 ⁷	—	—	8 μs	—	2.1 s	—
fc/2 ³	fc/2 ³	—	—	0.5 μs	—	131 ms	—
fc	fc	fc (Note)	—	62.5 ns	—	16.4 ms	—
fs	fs	—	—	—	30.5 μs	—	8 s

Note: When fc is selected for the source clock in SLOW mode, the lower bits 11 of TREG1A is invalid, and a match of the upper bits 7 makes interrupts.




Figure 2-20. Timing Chart for Timer Mode

(2) Event counter mode

It is a mode to count up at the falling edge of the ECIN pin input. Both edges can not be used. The counts of TREG1A are compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared. Counting up resumes for ECIN pin input edge each after the counter is cleared. The maximum applied frequency is $fc/2^4$ [Hz] in NORMAL 1/2 or IDLE 1/2 modes and $fs/2^4$ [Hz] in SLOW or SLEEP mode. Two or more machine cycles are required for both the “H” and “L” levels of the pulse width.




Figure 2-21. Event Counter Mode Timing Chart

(3) Pulse width measurement mode

In this mode, pulse widths are counted on the falling edge of logical AND-ed product between ECIN pin input (window pulse) and the internal clock. The internal clock is selected by TC1CK (bit 2, 3 and 4 in TC1CR1). An INTTC1 interrupt is generated at the falling edge of the window pulse or both rising and falling edges of the window pulse, that can be selected by SGEDG (bit 4 in TC1CR2). In the interrupt service program, read the contents of TREG1A while the count is stopped (ECIN pin is low), then clear the counter using TC1C (bit 7 in TC1CR1). When the counter is not cleared, counting up resumes by starting count-up. When TREG1A is counted up from 3FFFF_H to 00000_H, an overflow occurs. HEOVF (bit 6 in TC1SR) of the status register can monitor whether the overflows or not. HEOVF remains the old data until the counter is required to be cleared by TC1C.




Figure 2-22. Pulse Width Measurement Mode Timing Chart (TC1CR2<SGEDG> = "0")

Note 1: INTTC1 interrupt occurs when ECIN input is "1" and TC1S of TC1CR1 is written to "00". According to the following step, when timer counter is stopped, INTTC1 interrupt latch should be cleared to "0".

```
TC1STOP:    ;
            DI                                ; Clear IMF
            CLR  (EIRH). EF8                  ; Clear EF8
            LD   (TC1CR1), 00011010B          ; Stop timer counter 1
            LD   (ILH), 11111110B            ; Clear IL8
            SET  (EIRH). EF8                  ; SET EF8
            EI                                  ; SET IMF
```

Note 2: When SGEDG (window gate pulse interrupt edge select) is set to both edges and ECIN pin input is "1" in the pulse width measurement mode, an INTTC1 interrupt is generated by setting TC1S (TC1 start control) to "10" (start).

Note 3: In the pulse width measurement mode, HECF (operating status monitor) cannot be used.

(4) Frequency measurement mode

In this mode, the frequency of ECIN pin input pulse is measured. TC1CK is required to be set to the external clock (TC1CK = "111"). The edge of the input pulse is counted during "H" level of the window gate pulse selected by SGP (bit 5 and 6 in TC1CR2). Whether the input pulse is counted on the falling edge. An INTTC1 interrupt is generated on the falling edge or both the rising/falling edges of the window gate pulse, that can be selected by SGEDG (bit 4 in TC1CR2). To use ECNT terminal input as a window gate pulse, SGP (bit 5 and 6 in TC1CR2) should be set to "00". In the interrupt service program, read the contents of TREG1A while the count is stopped (window gate pulse is low), then clear the counter using TC1C. When the counter is not cleared, counting up resumes by starting count-up. The window pulse status can be monitored by HECF of the status register. HEOVF of the status register can monitor whether the binary counter overflows or not. In the overflow flag status, a new data is not input until the counter clear requests.

- Using TC6 output ($\overline{\text{PWM6/PDO6/PPG6}}$) for the window gate pulse, external output of $\overline{\text{PWM6/PDO6/PPG6}}$ to P33 can be controlled using TC6OUT (bit 1 in TC1CR2). Zero-clearing TC6OUT outputs $\overline{\text{PWM6/PDO6/PPG6}}$ to P33; setting 1 in TC6OUT does not output $\overline{\text{PWM6/PDO6/PPG6}}$ to P33. (TC6OUT is used to control output to P33 only. Thus, use the timer counter 6 control register to operate/stop $\overline{\text{PWM6/PDO6/PPG6}}$.)
- When the internal window gate pulse is selected, the window gate pulse is set as follows. The internal window gate pulse consists of "H" level period (Ta) that is counting time and "L" level period (Tb) that is counting stop time. Ta or Tb can be individually set by TREG1B. One cycle contains Ta + Tb.

Note 1: Because the internal window gate pulse is generated in synchronization with the internal divider, it may be delayed for a maximum of one cycle of the source clock (WGPSCK) immediately after start of the timer.

Note 2: Set the internal window gate pulse when the timer counter is not operating or during the Tb period. When Tb is overwritten during the Tb period, the update is valid from the next Tb period.





Figure 2-23. Window Gate Pulse Format

Table 2-5. Setting Ta and Tb
(WGPSCK = 10, $f_s = 32.768 \text{ kHz}$)

Setting Value	Setting Time	Setting Value	Setting Time
0	31.25 ms	8	15.63 ms
1	29.30 ms	9	13.67 ms
2	27.34 ms	A	11.72 ms
3	25.39 ms	B	9.77 ms
4	23.44 ms	C	7.81 ms
5	21.48 ms	D	5.86 ms
6	19.53 ms	E	3.91 ms
7	17.58 ms	F	1.95 ms

Figure 2-24. Timing Chart for the Frequency Measurement Mode
(ECIN falling edge count, window gate pulse falling interrupt (TC1CR2 < SGEDG > = "0"))

2.7 8-Bit Timer/Counter (TC3, 4, 5, 6)

The TMP86CH21 has four channels of 8-bit timer/counter (TC3, 4, 5, 6). These timer/counter are used as timer, event counter, PWM, PPG and PDO. These are also available as a 16-bit timer/counter by cascade connection.

2.7.1 Configuration




Figure 2-25. 8-Bit Timer 3, 4




Figure 2-26. 8-Bit Timer 5, 6

2.7.2 Control

The timer/counter 3 is controlled by a timer/counter 3 control register (TC3CR) and two 8-bit timer registers (TTREG3 and PWREG3).




Figure 2-27. Timer 3 Register and Timer/Counter 3 Control Register

The timer/counter 4 is controlled by a timer/counter 4 control register (TC4CR) and two 8-bit timer registers (TTREG4 and PWREG4).




Figure 2-28. Timer 4 Register and Timer/Counter 4 Control Register

The timer/counter 5 is controlled by a timer/counter 5 control register (TC5CR) and two 8-bit timer registers (TTREG5 and PWREG5).




Figure 2-29. Timer 5 Register and Timer/Counter 5 Control Register

The timer/counter 6 is controlled by a timer/counter 6 control register (TC6CR) and two 8-bit timer registers (TTREG6 and PWREG6).




Figure 2-30. Timer 6 Register and Timer/Counter 6 Control Register

Table 2-6. Operating Mode and Available Source Clock (NORMAL1/2, IDLE1/2 modes)

Operating Mode	$fc/2^{11}$ or $fs/2^3$	$fc/2^7$	$fc/2^5$	$fc/2^3$	fs	$fc/2$	fc	TCi pin input
8-Bit Timer	○	○	○	○	—	—	—	—
8-Bit Event Counter	—	—	—	—	—	—	—	○
8-Bit PDO	○	○	○	○	—	—	—	—
8-Bit PWM	○	○	○	○	○	○	○	—
16-Bit Timer	○	○	○	○	—	—	—	—
16-Bit Event Counter	—	—	—	—	—	—	—	○
Warming-up Counter	—	—	—	—	○	—	—	—
16-Bit PWM	○	○	○	○	○	○	○	—
16-Bit PPG	○	○	○	○	—	—	—	—

Note 1: For 16-bit operation (16-bit Timer/Event Counter, Warming-up Counter, 16-bit PWM and 16-bit PPG), set its source clock on lower bits (TC3CK, TC5CK).

Note 2: $i = 3, 4, 6$ (8-bit mode)
 $i = 3$ (16-bit mode)

Table 2-7. Operating Mode and Available Source Clock (SLOW1/2, SLEEP1/2 modes)

Operating Mode	$fc/2^{11}$ or $fs/2^3$	$fc/2^7$	$fc/2^5$	$fc/2^3$	fs	$fc/2$	fc	TCi pin input
8-Bit Timer	○	—	—	—	—	—	—	—
8-Bit Event Counter	—	—	—	—	—	—	—	○
8-Bit PDO	○	—	—	—	—	—	—	—
8-Bit PWM	○	—	—	—	○	—	—	—
16-Bit Timer	○	—	—	—	—	—	—	—
16-Bit Event Counter	—	—	—	—	—	—	—	○
Warming-up Counter	—	—	—	—	—	—	○	—
16-Bit PWM	○	—	—	—	○	—	—	—
16-Bit PPG	○	—	—	—	—	—	—	—

Note 1: For 16-bit operation (16-bit Timer/Event Counter, Warming-up Counter, 16-bit PWM and 16-bit PPG), set its source clock on lower bits (TC3CK, TC5CK).

Note 2: $i = 3, 4, 6$ (8-bit mode)
 $i = 3$ (16-bit mode)

Table 2-8. Restriction against the Rate for Comparing Registers

Operating Mode	Authorized Rate for Register
8-Bit Timer/Event Counter	$1 \leq (TTREGn) \leq 255$
8-Bit PDO	$1 \leq (TTREGn) \leq 255$
8-Bit PWM	$2 \leq (PWREGn) \leq 254$
16-Bit Timer/Event Counter	$1 \leq (TTREG4, 3) \leq 65535, 1 \leq (TTREG6, 5) \leq 65535$
fc Warming-up Counter	$256 \leq (TTREG4, 3) \leq 65535, 256 \leq (TTREG6, 5) \leq 65535$
16-Bit PWM	$2 \leq (PWREG4, 3) \leq 65534, 2 \leq (PWREG6, 5) \leq 65534$
16-Bit PPG	$1 \leq (PWREG4, 3) < (TTREG4, 3) \leq 65535$ and $(PWREG4, 3) + 1 < (TTREG4, 3)$ $1 \leq (PWREG6, 5) < (TTREG6, 5) \leq 65535$ and $(PWREG6, 5) + 1 < (TTREG6, 5)$

Note: $n = 3$ to 6

2.7.3 Function

Timer/counter 3, 4, 5 and 6 have eight operating modes: 8-bit timer, 8-bit external trigger timer, 8-bit programmable divider output mode, 8-bit pulse width modulation output mode, 16-bit timer, 16-bit external trigger timer, 16-bit pulse width modulation output mode, 16-bit programmable pulse generator output mode.

16-bit timer mode can use Timer counter 3 and 4 (5, 6) by cascade connection.

(1) 8-bit timer mode (Timer/counter 3, 4, 5 and 6)

In this mode, counting up is performed using the internal clock. The contents of TTREGi are compared with the contents of up-counter. If a match is found, an INTTCi interrupt is generated, and the counter is cleared to "0". Counting up resumes after the counter is cleared.

Note 1: In the timer mode, always write TCjCR<TFFj> to "0". If TFFj is set to "1", unexpected pulse may be output from $\overline{PDOj}/\overline{PWMj}/\overline{PPGj}$ pin.

Note 2: In the timer mode, do not change the setting of timer registers (TTREGi) while timer/counter is operating. Since TTREGi is configured as one-stage register, a newly set value is immediately reflected on the timer register.

Note 3: j = 3, 4, 6 i = 3 to 6

Table 2-9. Timer/Counter 1 Source Clock (Internal clock)

Source Clock			Resolution		Maximum Setting Time	
NORMAL1/2, IDLE1/2 Modes		SLOW1/2, SLEEP1/2 Modes	at fc = 16 MHz	at fs = 32.768 kHz	at fc = 16 MHz	at fs = 32.768 kHz
DV7CK = 0	DV7CK = 1					
fc/2 ¹¹ [Hz]	fs/2 ³ [Hz]	fs/2 ³ [Hz]	128 [μs]	244.14 [μs]	32.6 [ms]	62.3 [ms]
fc/2 ⁷	fc/2 ⁷	—	8 [μs]	—	2.0 [ms]	—
fc/2 ⁵	fc/2 ⁵	—	2 [μs]	—	510 [μs]	—
fc/2 ³	fc/2 ³	—	500 [ns]	—	127.5 [μs]	—

Example: Sets the timer mode with source clock fc/2⁷ [Hz] and generates an interrupt 80 μs later (at fc = 16 MHz).

```
LDW (TTREG4), 0AH      ; Sets the timer register (80 μs ÷ 27/fc = 0AH)
DI
SET (EIRH).EF11        ; Enables INTTC4 interrupt
EI
LD (TC4CR), 00010000B   ; Sets the 8-bit timer mode and source clock (fc/27)
LD (TC4CR), 00011000B   ; Starts TC4
```




Figure 2-31. 8-Bit Timer Mode Timing Chart (In case of timer/counter 4)

(2) 8-bit event counter mode (Timer/counter 3, 4 and 6)

In this mode, events are counted on the falling edge of TCj pin input. The contents of TTREGj are compared with the contents of up-counter. If a match is found, an INTTCj interrupt is generated, and the counter is cleared. The maximum applied frequency is $f_c/2^4$ [Hz] in NORMAL1/2 or IDLE1/2 modes and $f_s/2^4$ [Hz] in SLOW1/2 or SLEEP1/2 modes. Two or more machine cycles are required for both the "H" and "L" levels of the pulse width.

Note 1: In the event counter mode, always write $TCjCR<TFFj>$ to "0". If $TFFj$ is set to "1", unexpected pulse may be output from $\overline{PDOj}/\overline{PWMj}/PPGj$ pin.

Note 2: In the event counter mode, do not change the setting of timer registers (TTREGj) while timer/counter is operating. Since TTREGj is configured as one-stage register, a newly set value is immediately reflected on the timer register.

Note 3: $j = 3, 4, 6$




Figure 2-32. Event Counter Mode Timing Chart (In case of timer/counter 4)

(3) 8-bit programmable divider output (PDO) mode (Timer/counter 3, 4 and 6)

The internal clock is used for counting up. The contents of TTREGj are compared with the contents of the up-counter. Timer F/Fj output is toggled and the counter is cleared each time a match is found. Timer F/Fj output is inverted and output to the \overline{PDOj} pin. When used as a this mode, respective output latch should be set to "1". This mode can be used for 50% duty pulse output. Timer F/Fj can be initialized by program, and it is initialized to "0" during reset. An INTTCj interrupt is generated each time the \overline{PDOj} output is toggled.

Example: Output a 1024 Hz pulse (at $f_c = 16$ MHz = "0", in case of TC4)

```
SET (P3DR). 2 ; P32 output latch ← 1
LD (TTREG4), 3DH ; (1/1024 ÷ 27/fc) ÷ 2 = 3DH
LD (TC4CR), 00010001B ; Sets the 8-bit PDO mode and source clock (fc/27)
LD (TC4CR), 00011001B ; Starts TC4
```

Note 1: In the programmable divider output(PDO) mode, do not change the setting of timer registers (TTREGj) while timer/counter is operating. Since TTREGj is configured as one-stage register, a newly set value is immediately reflected on the timer register.

Note 2: If PDO output is stopped during output operation, the output state is maintained at the state immediately before timer/counter is stopped. For changing the level of \overline{PDOj} pin, modify $TCjCR<TFFj>$ after timer/counter has been stopped. Do not execute halt of timer/counter and modification of $TFFj$ simultaneously.

Example: Fixes \overline{PDOj} output at high level after timer/counter is stopped

```
CLR (TCjCR).3 ; Stops timer/counter.
```

```
CLR (TCjCR).7 ; Sets  $\overline{PDOj}$  output to high level output
```

Note 3: $j = 3, 4, 6$




Figure 2-33. 8-Bit PDO Mode Timing Chart (In case of timer/counter 4)

(4) 8-bit pulse width modulation (PWM) output mode (Timer/counter 3, 4 and 6)

PWM output with a resolution of 8 bits is possible. The internal clock is used for counting up. The contents of PWREG_i are compared with the contents of up-counter. If a match is found, the timer F/F_i output is toggled. The counter continues counting. And, when an overflow occurs, the timer F/F_i output is again toggled and the counter is cleared. Timer F/F_i output is inverted and output to the $\overline{\text{PWM}}_i$ pin. An INTTC_i interrupt is generated when an overflow occurs.

In PWM mode, because PWREG_i becomes a 2-stage registers with shift register, it is possible to change the setting value of PWREG_i while timer/counter is operating. Therefore, output can be altered continuously. The shift operation of PWREG_i to shift register is executed at the INTTC_i timing. While timer/counter is operating, the data by read instruction is not a setting value of PWREG_i but a value of shift register. Therefore, after writing to PWREG_i, the reading data of PWREG_i is previous value till INTTC_i is generated.

While timer/counter stops, written value to PWREG_i is shifted to shift register immediately.

Note 1: In PWM mode, write to the timer register PWREG_i immediately after an INTTC_i interrupt is generated (normally during the INTTC_i interrupt service routine). If writing to PWREG_i and INTTC_i interrupt occur at the same time, the unstable value being written is shifted. This may cause pulses different from the set value to be output until the next INTTC_i interrupt is generated.

Note 2: If PWM output is stopped during output operation, the output state is maintained at the state immediately before timer/counter is stopped. For changing the level of $\overline{\text{PWM}}_i$, modify TCiCR<TFFi> after timer/counter has been stopped. Do not execute halt of timer/counter and modification of TFFi simultaneously.

Example: Fixes $\overline{\text{PWM}}_i$ output at high level after timer/counter is stopped

CLR (TCiCR).3 ; Stops timer/counter.

CLR (TCiCR).7 ; Sets $\overline{\text{PWM}}_i$ output to high level output

Note 3: Before starting STOP mode, disable PWM output. When the timer/counter is enabled and fc, fc/2 or fs is selected as the source clock, pulse is output from PWM pin during warming-up after releasing STOP mode.

Note 4: i = 3, 4, 6




Figure 2-34. 8-Bit PWM Mode Timing Chart (In case of timer/counter 4)

Table 2-10. PWM Output Mode

Source Clock			Resolution		Maximum Setting Time	
NORMAL1/2, IDLE1/2 Modes		SLOW1/2, SLEEP1/2 Modes	fc = 16 MHz	fs = 32.768 kHz	fc = 16 MHz	fs = 32.768 kHz
DV7CK = 0	DV7CK = 1					
fc/2 ¹¹ [Hz]	fs/2 ³ [Hz]	fs/2 ³ [Hz]	128 [μ s]	244.14 [μ s]	32.8 [ms]	62.5 [ms]
fc/2 ⁷	fc/2 ⁷	–	8 [μ s]	–	2.05 [ms]	–
fc/2 ⁵	fc/2 ⁵	–	2 [μ s]	–	512 [μ s]	–
fc/2 ³	fc/2 ³	–	500 [ns]	–	128 [μ s]	–
fs	fs	fs	30.5 [μ s]	30.5 [μ s]	7.81 [ms]	7.81 [ms]
fc/2	fc/2	–	125 [ns]	–	32 [μ s]	–
fc	fc	–	62.5 [ns]	–	16 [μ s]	–

(5) 16-bit timer mode (Timer/counter 3 and 4, timer/counter 5 and 6)

In this mode, counting up is performed using the internal clock.

Timer/counter 3 and 4 (5 and 6) are also available as a 16-bit timer mode by cascade connection.

a. 16-bit timer mode of timer/counter 3 and 4

If a match is found, the INTTC4 interrupt is generated and the counter is cleared to “0”. Counting up resumes after the counter is cleared. The timer register should write to the TTREG3 more first than TTREG4. The timer register must not write only either TTREG3 or TTREG4.

b. 16-bit timer mode of timer/counter 5 and 6

If a match is found, the INTTC6 interrupt is generated and the counter is cleared to “0”. Counting up resumes after the counter is cleared. The timer register should write to the TTREG5 more first than TTREG6. The timer register must not write only either TTREG5 or TTREG6.

Note 1: In the timer mode, always write $TCjCR < TFFj >$ to “0”. If $TFFj$ is set to “1”, unexpected pulse may be output from $PDOj/PWMj/PPGj$ pin.

Note 2: In the timer mode, do not change the setting of timer registers (TTREGi) while timer/counter is operating. Since TTREGi is configured as one-stage register, a newly set value is immediately reflected on the timer register.

Note 3: $j = 3, 4, 6$ $i = 3$ to 6

Table 2-11. Source Clock of 16-Bit Timer Mode

Source Clock			Resolution		Maximum Setting Time	
NORMAL1/2, IDLE1/2 Modes		SLOW1/2, SLEEP1/2 Modes	at fc = 16 MHz	at fs = 32.768 kHz	at fc = 16 MHz	at fs = 32.768 kHz
DV7CK = 0	DV7CK = 1					
fc/2 ¹¹	fs/2 ³ [Hz]	fs/2 ³	128 [μ s]	244.14 [μ s]	8.39 [s]	16 [s]
fc/2 ⁷	fc/2 ⁷	–	8 [μ s]	–	524.3 [ms]	–
fc/2 ⁵	fc/2 ⁵	–	2 [μ s]	–	131.1 [ms]	–
fc/2 ³	fc/2 ³	–	500 [ns]	–	32.8 [ms]	–

Example: Set the 16-bit timer mode with source clock fc/2⁷ [Hz] and generates an interrupt 300 [ms] later (at fc = 16 [MHz])

```
LDW (TTREG3), 927CH ; Sets the timer register (300 ms ÷ 27/fc = 927CH)
DI
SET (EIRH). EF11 ; Enable INTTC4 interrupt
EI
LD (TC3CR), 13H ; Sets the 16-bit timer mode (lower) and source clock
LD (TC4CR), 04H ; Sets the 16-bit timer mode (upper)
LD (TC4CR), 0CH ; Starts timer/counter
```




Figure 2-35. 16-Bit Timer Mode Timing Chart (In case of timer/counter 3 and 4)

(6) 16-bit event counter mode (Timer/counter 3 and 4)

In this mode, event are counted on the falling edge of the TC3 pin input. Timer/counter 5 and 6 are can not use a 16-bit Event Counter Mode. Timer/counter 3 and 4 are also available as a 16-bit Event counter mode by cascade connection.

a. 16-bit event counter mode of timer/counter 3 and 4

If a match is found, the INTTC4 interrupt is generated and the counter is cleared to "0". After the counter is cleared, counting up resumes every falling edge of TC3 input. The maximum applied frequency is $f_c/2^4$ [Hz] in NORMAL1/2 or IDLE1/2 modes and $f_s/2^4$ [Hz] in SLOW1/2 or SLEEP1/2 modes. Two or more machine cycles are required for both the "H" and "L" levels of the pulse width. The timer register should write to the TTREG3 more first than TTREG4. The timer register must not write only either TTREG3 or TTREG4.

Note 1: In the event counter mode, always write $TCjCR<TFFj>$ to "0". If $TFFj$ is set to "1", unexpected pulse may be output from $PDOj/PWMj/PPGj$ pin.

Note 2: In the event counter mode, do not change the setting of timer registers (TTREGj) while timer/counter is operating. Since TTREGj is configured as one-stage register, a newly set value is immediately reflected on the timer register.

Note 3: $j = 3, 4$

(7) 16-bit pulse width modulation (PWM) output mode (Timer/counter 3 and 4, timer/counter 5 and 6)

PWM output with a resolution of 16 bits is possible. Timer/counter 3 and 4 (5 and 6) are also available as a 16-bit PWM output mode by cascade connection.

a. 16-bit PWM output mode of timer/counter 3 and 4

The contents of PWREG3/4 are compared with the contents of up-counter. If a match is found, the timer F/F4 output is toggled. The counter continues counting. And, when an overflow occurs, the timer F/F4 output is again toggled and the counter is cleared. Timer F/F4 output is inverted and output to the $\overline{PWM4}$ pin. An INTTC4 interrupt is generated when an overflow occurs. When used as $\overline{PWM4}$ pin, respective output latch should be set to "1". In PWM mode, because PWREG4/3 each becomes a 2-stage registers with shift register, it is possible to change the setting value of PWREG4/3 while timer/counter is operating. Therefore, output can be altered continuously. The shift operation of PWREG4/3 to shift register is executed at the INTTC4 timing. While timer/counter is operating, the data by read instruction is not a setting value of PWREG4/3 but a value of shift register. Therefore, after writing to PWREG4/3, the reading data of these registers is previous value till INTTC4 is generated.

While timer/counter stops, written value to PWREG4/3 is shifted to shift register immediately. When writing to PWREG4/3, always write to the lower side (PWREG3) and then the upper side (PWREG4) in that order. Writing to only lower side (PWREG3) or the upper side (PWREG4) has no effect.

b. 16-bit PWM output mode of timer/counter 5 and 6

The contents of PWREG5/6 are compared with the contents of up-counter. If a match is found, the timer F/F6 output is toggled. The counter continues counting. And, when an overflow occurs, the timer F/F6 output is again toggled and the counter is cleared. Timer F/F6 output is inverted and output to the $\overline{\text{PWM6}}$ pin. An INTTC6 interrupt is generated when an overflow occurs. When used as $\overline{\text{PWM6}}$ pin, respective output latch should be set to “1”. In PWM mode, because PWREG6/5 each becomes a 2-stage registers with shift register, it is possible to change the setting value of PWREG6/5 while timer/counter is operating. Therefore, output can be altered continuously. The shift operation of PWREG6/5 to shift register is executed at the INTTC6 timing. While timer/counter is operating, the data by read instruction is not a setting value of PWREG6/5 but a value of shift register. Therefore, after writing to PWREG6/5, the reading data of these registers is previous value till INTTC6 is generated.

While timer/counter stops, written value to PWREG6/5 is shifted to shift register immediately. When writing to PWREG6/5, always write to the lower side (PWREG5) and then the upper side (PWREG6) in that order. Writing to only lower side (PWREG5) or the upper side (PWREG6) has no effect.

Note 1: In PWM mode, write to the timer register PWREG m,n immediately after an INTTC m interrupt is generated (normally during the INTTC m interrupt service routine). If writing to PWREG m,n and INTTC m interrupt occur at the same time, the unstable value being written is shifted. This may cause pulses different from the set value to be output until the next INTTC m interrupt is generated.

Note 2: If PWM output is stopped during output operation, the output state is maintained at the state immediately before timer/counter is stopped. For changing the level of $\overline{\text{PWM}i}$, modify TCiCR < TTFi > after timer/counter has been stopped. Do not execute halt of timer/counter and modification of TFFi simultaneously.

Example: Fixes $\overline{\text{PWM}i}$ output at high level after timer/counter is stopped

CLR (TCiCR).3 ; Stops timer/counter

CLR (TCiCR).7 ; Sets $\overline{\text{PWM}i}$ output to high level output

Note 3: Before starting STOP mode, disable PWM output. When the timer/counter is enabled and fc, fc/2 or fs is selected as the source clock, pulse is output from PWM pin during warming-up after releasing STOP mode.

Note 4: $m = 4$ and $n = 3$, or $m = 6$ and $n = 5$. $i = 4, 6$.

Table 2-12. 16-Bit PWM Output Mode

Source Clock		SLOW1/2, SLEEP1/2 Modes	Resolution		Maximum Setting Time	
NORMAL1/2, IDLE1/2 Modes			at fc = 16 MHz	at fs = 32.768 kHz	at fc = 16 MHz	at fs = 32.768 kHz
DV7CK = 0	DV7CK = 1					
fc/2 ¹¹	fs/2 ³ [Hz]	fs/2 ³	128 [μ s]	244.14 [μ s]	8.39 [s]	16 [s]
fc/2 ⁷	fc/2 ⁷	–	8 [μ s]	–	524.3 [ms]	–
fc/2 ⁵	fc/2 ⁵	–	2 [μ s]	–	131.1 [ms]	–
fc/2 ³	fc/2 ³	–	500 [ns]	–	32.8 [ms]	–
fs	fs	fs	30.5 [μ s]	30.5 [μ s]	2 [s]	2 [s]
fc/2	fc/2	–	125 [ns]	–	8.2 [ms]	–
fc	fc	–	62.5 [ns]	–	4.1 [ms]	–

Example: Extract the pulse, whose term and “high” width is 32.768 ms and 1ms respectively, from P32 width 16-bit PWM mode (at fc = 16 MHz = “0”, DV7CK = 0)

SET (P3DR).2 ; Sets P32 output data latch to “1”

LDW (PWREG3), 07D0H ; Sets pulse width

LD (TC3CR), 33H ; Sets the 16-bit PWM mode (lower) and source clock (fc/2³)

LD (TC4CR), 056H ; Sets the TFF4 to “1” and sets the 16-bit PWM mode (upper)

LD (TC4CR), 05EH ; Starts timer/counter




Figure 2-36. 16-Bit PWM Mode Timing Chart (In case of timer/counter 3 and 4)

(8) 16-bit programmable pulse generate (PPG) output mode
(Timer/counter 3 and 4, timer/counter 5 and 6)

PPG output with a resolution of 16 bits is possible. Timer/counter 3 and 4 (5 and 6) are also available as a 16-bit PPG output mode by cascade connection.

a. 16-bit PPG output mode of timer/counter 3 and 4

First, the contents of PWREG3/4 are compared with the contents of up-counter. If a match is found, the timer F/F4 output is toggled. Next, timer F/F4 is again toggled and the counter is cleared by matching with TTREG3/4. The INTTC4 interrupt is generated at this time.

When used as $\overline{\text{PPG4}}$ pin, respective output latch should be set to "1". During reset, the F/F4 is initialized to "0".

The F/F4 output is configured by TC4CR<TFF4>. Therefore, the $\overline{\text{PPG4}}$ can output either output high or output low at first time. The timer register should write to the PWREG3/TTREG3 more first than PWREG4/TTREG4. The timer register must not write only either PWREG3/TTREG3 or PWREG4/TTREG4.

b. 16-bit PPG output mode of timer/counter 5 and 6

First, the contents of PWREG5/6 are compared with the contents of up-counter. If a match is found, the timer F/F6 output is toggled. Next, timer F/F6 is again toggled and the counter is cleared by matching with TTREG5/6. The INTTC6 interrupt is generated at this time.

When used as $\overline{\text{PPG6}}$ pin, respective output latch should be set to "1". During reset, the F/F6 is initialized to "0".

The F/F6 output is configured by TC6CR<TFF6>. Therefore, the $\overline{\text{PPG6}}$ can output either output high or output low at first time. The timer register should write to the PWREG5/TTREG5 more first than PWREG6/TTREG6. The timer register must not write only either PWREG5/TTREG5 or PWREG6/TTREG6.

Example: Extract the pulse, whose term and "high" width is 16.385 ms and 1ms respectively, from P32 with 16-bit PPG mode (at $f_c = 16$ MHz, DV7CK = 0)

```
SET  (P3DR).2           ; Sets P32 output data latch to "1"
LDW  (PWREG3), 07D0H    ; Sets pulse width
LDW  (TTREG3), 8002H    ; Sets pulse term
LD   (TC3CR), 33H       ; Sets the 16-bit PPG mode (lower) and source clock ( $f_c/2^3$ )
LD   (TC4CR), 057H      ; Sets the TFF4 to "1" and sets the 16-bit PPG mode(upper)
LD   (TC4CR), 05FH      ; Starts timer/counter
```

Note 1: In the programmable pulse generate (PPG) mode, do not change the setting of timer registers (PWREGi, TTREGi) while timer/counter is operating. Since PWREGi, TTREGi are configured as one-stage register, a newly set value is immediately reflected on the timer register.

Note 2: If PPG output is stopped during output operation, the output state is maintained at the state immediately before timer/counter is stopped. For changing the level of $\overline{\text{PPGj}}$, modify TCiCR<TFFi> after timer/counter has been stopped. Do not execute halt of timer/counter and modification of TFFj simultaneously.

Example: Fixes $\overline{\text{PPGj}}$ output at high level after timer/counter is stopped

```
CLR (TCjCR).3 ; Stops timer/counter
```

```
CLR (TCjCR).7 ; Sets  $\overline{\text{PPGj}}$  output to high level output
```

Note 3: $j = 4, 6$ $i = 3$ to 6




Figure 2-37. 16-Bit PPG Mode Timing Chart (in case of timer/counter 3 and 4)

(9) Warming-up counter mode

In this mode, the warming-up period for switching the main system clock can be generated. Timer/counter 3 and 4 (5 and 6) are used as a 16-bit timer by cascade connection.

There are 2 modes in warming-up counter mode, one is a mode from NORMAL to SLOW and the other is a mode from SLOW to NORMAL.

Note 1: In the warming-up mode, always write TCiCR<TFFi> to "0". If TFFi is set to "1", unexpected pulse may be output from $\overline{PDOi}/\overline{PWMi}/\overline{PPGi}$ pin.

Note 2: In the warming-up mode, the lower 8 bits of TTREGm,n are ignored and an interrupt is generated by matching the upper 8 bits.

Note 3: i = 3, 4, 6 m = 4 and n = 3, or m = 6 and n = 5

a. Warming-up counter mode for low-frequency (NORMAL1→NORMAL2→SLOW2→SLOW1)

In this mode, it can obtain the warming-up period till the oscillation for low-frequency (fs) is stabilized.

Before timer/counter is started, turn on low-frequency oscillation by setting SYSCR2<XTEN> to "1".

After timer/counter is started by setting TCmCR<TCmS>, the contents of TTREGm,n are compared with the contents of up-counter. If a match is found, an INTTCm interrupt is generated, and the counter is cleared to "0".

In the interrupt service program, stop the timer/counter and change the system clock to low-frequency clock by setting SYSCR2<SYSCK> to "1".

After that, halt the high-frequency oscillation by clearing SYSCR2<XEN> to "0".

Table 2-13. Warming-up Period for Low-Frequency Oscillation
(at fs = 32.768 kHz)

Min (at TTREGm, n = 0100H)	Max (at TTREGm, n = FF00H)
7.81 ms	1.99 s

Example: Switching to the SLOW1 mode after low-frequency clock has stabilized by using TC4, 3.

```

SET   (SYSCR2).6      ; SYSCR2<XTEN> ← "1"
LD    (TC3CR), 43H     ; TFF3 = "0", fs for source clock, sets 16-bit mode
LD    (TC4CR), 05H     ; TFF4 = "0", sets warming-up counter mode
LD    (TTREG3), 8000H  ; sets warming-up time (depend on oscillator characteristics)
DI                      ; IMF ← "0"
SET   (EIRH).3         ; Enables INTTC4
EI                      ; IMF ← "1"
SET   (TC4CR).3        ; Starts TC4, 3
:
:
PINTTC4: CLR (TC4CR).3  ; Stops TC4, 3
SET   (SYSCR2).5       ; SYSCR2<SYSCK> ← "1"
                        ; (Switches the main system clock to the low-frequency clock)
CLR   (SYSCR2).7       ; SYSCR2<XEN> ← "0" (Turns off low-frequency oscillation)
RETI
:
:
VINTTC4: DW   PINTTC4   ; INTTC4 vector table

```

b. Warming-up counter mode for high-frequency(SLOW1→SLOW2→NORMAL2→NORMAL1)

In this mode, it can obtain the warming-up period till the oscillation for high-frequency (fc) is stabilized.

Before timer/counter is started, turn on high-frequency oscillation by setting SYSCR2<XEN> to “1”.

After timer/counter is started by setting TCmCR<TCmS>, the contents of TTREGm,n are compared with the contents of up-counter. If a match is found, an INTTCm interrupt is generated, and the counter is cleared to “0”.

In the interrupt service program, stop the timer/counter and change the system clock to high-frequency clock by clearing SYSCR2<SYSCK> to “0”.

After that, halt the low-frequency oscillation by clearing SYSCR2<XTEN> to “0”.

Table 2-14. Warming-up Period for High-Frequency (at fc = 16 MHz)

Min (at TTREGm, n = 0100H)	Max (at TTREGm, n = FF00H)
16 μ s	4.08 ms

Example: Switching to the NORMAL1 mode after high-frequency clock has stabilized by using TC4, 3.

```

SET  (SYSCR2).7      ; SYSCR2<XEN> ← “1”
LD   (TC3CR), 63H    ; TFF3 = “0”, fc for source clock, sets 16-bit mode
LD   (TC4CR), 05H    ; TFF4 = “0”, sets warming-up counter mode
LD   (TTREG3), 0F800H ; Sets warming-up time (depend on oscillator characteristics)
DI   ; IMF ← “0”
SET  (EIRH).3        ; Enables INTTC4
EI   ; IMF ← “1”
SET  (TC4CR).3       ; Starts TC4, 3
:      :
PINTTC4: CLR (TC4CR).3 ; Stops TC4, 3
      CLR (SYSCR2).5   ; SYSCR2<SYSCK> ← “0”
                        ; (Switches the main system clock to the high-frequency clock)
      CLR (SYSCR2).6   ; SYSCR2<XTEN> ← “0”
                        ; (Turns off high-frequency oscillation)
      RETI
:      :
VINTTC4: DW  PINTTC4   ; INTTC4 vector table

```

2.8 UART (Asynchronous serial interface)

The TMP86CH21 has 1 channel of UART (asynchronous serial interface).

The UART is connected to external devices via RxD and TxD. RxD is also used as P15 ; TxD, as P16. To use P15 or P16 as the RxD or TxD pin, set P1 port output latches to 1.

2.8.1 Configuration




Figure 2-38. UART

2.8.2 Control

UART is controlled by the UART control registers (UARTCR1, UARTCR2). The operating status can be monitored using the UART status register (UARTSR).

UART Control Register

UARTCR1
(0025_H)

76543210

TXERXESTBTENPEBRG

(Initial value: 0000 0000)

BRG	Transmit clock select	000: fc/13 [Hz] 001: fc/26 010: fc/52 011: fc/104 100: fc/208 101: fc/416 110: TC5 (INTTC5) 111: fc/96	Write-only
PE	Parity addition	0: No parity 1: Parity	
EVEN	Even-numbered parity	0: Odd-numbered parity 1: Even-numbered parity	
STBT	Transmit stop bit length	0: 1 bit 1: 2 bits	
RXE	Receive operation	0: Disable 1: Enable	
TXE	Transfer operation	0: Disable 1: Enable	

Note 1:

When operations are disabled by setting TXE and RXE bit to "0", the setting becomes valid when data transmit or receive complete. When the transmit data is stored in the transmit data buffer, the data are not transmitted. Even if data transmit is enabled, until new data are written to the transmit data buffer, the current data are not transmitted.

Note 2:

The transmit clock and the parity are common to transmit and receive.

Note 3:

UARTCR1<RXE> and UARTCR1<TXE> should be set to "0" before UARTCR1<BRG> is changed.

UARTCR2
(0026_H)

76543210

RXDNC

STOPBR

(Initial value: **** *000)

STOPBR	Receive stop bit length	0: 1 bit 1: 2 bits	Write-only
RxDNC	Selection of RxD input noise rejection time	00: No noise rejection (hysteresis input) 01: Rejects pulses shorter than 31/fc [s] as noise 10: Rejects pulses shorter than 63/fc [s] as noise 11: Rejects pulses shorter than 127/fc [s] as noise	

Note:

When UARTCR2<RXDNC> = "01", pulses longer than 96/fc [s] are always regarded as signals ; when UARTCR2<RXDNC> = "10", longer than 192/fc [s] ; and when UARTCR2<RXDNC> = "11", longer than 384/fc [s]

Figure 2-39. UART Control Register




Figure 2-40. UART Status Register and Data Buffer Registers


2.8.3 Transfer Data Format

In UART, a one-bit start bit (low level), stop bit (bit length selectable at high level, by UARTCR1<STBT>), and parity (select parity in UARTCR1<PE>; even-or odd-numbered parity by UARTCR1<EVEN>) are added to the transfer data. The transfer data formats are shown as follow.

Table 2-15. Transfer Data Format

PE	STBT	Frame Length									
		1	2	3	-----	8	9	10	11	12	
0	0	Start Bit0 Bit1 ----- Bit6 Bit7 Stop1									
0	1	Start Bit0 Bit1 ----- Bit6 Bit7 Stop1 Stop2									
1	0	Start Bit0 Bit1 ----- Bit6 Bit7 Parity Stop1									
1	1	Start Bit0 Bit1 ----- Bit6 Bit7 Parity Stop1 Stop2									

Note: In order to switch the transmit data format, perform transmit operations in the following sequence except for the initial setting.



2.8.4 Transfer Rate

The baud rate of UART is set of UARTCR1<BRG>. The example of the baud rate shown as follows.

Table 2-16. Transfer Rate

BRG	Source Clock		
	16 MHz	8 MHz	4 MHz
000	76800 [baud]	38400 [baud]	19200 [baud]
001	38400	19200	9600
010	19200	9600	4800
011	9600	4800	2400
100	4800	2400	1200
101	2400	1200	600

When TC5 is used as the UART transfer rate (when UARTCR1<BRG> = “110”), the transfer clock and transfer rate are determined as follows:

$$\text{Transfer clock} = \frac{\text{TC5 source clock}}{\text{TTREG5 set value}}$$

$$\text{Transfer rate} = \frac{\text{Transfer clock}}{16}$$

2.8.5 Data Sampling

The UART receiver keeps sampling input using the clock selected by UARTCR1<BRG> until a start bit is detected in RxD pin input. RT clock starts detecting “L” level of the RxD pin. Once a start bit is detected, the start bit, data bits, stop bit(s), and parity bit are sampled at three times of RT7, RT8, and RT9 during one receiver clock interval (RT clock). (RT0 is the position where the bit supposedly starts.)

Bit is determined according to majority rule (the data are the same twice or more out of three samplings).




Figure 2-41. Data Sampling

2.8.6 STOP Bit Length

Select a transmit stop bit length (1 or 2 bits) by UARTCR1<STBT>.

2.8.7 Parity

Set parity/no parity by UARTCR1<PE>; set parity type (odd-or even-numbered) by UARTCR1<EVEN>.

2.8.8 Transmit/Receive

(1) Data transmit

Set UARTCR1<TXE> to "1". Read UARTSR to check UARTSR<TBEP>="1", then write data in TDBUF (transmit data buffer). Writing data in TDBUF zero-clears UARTSR<TBEP>, transfers the data to the transmit shift register and the data are sequentially output from the Tx pin. The data output include a one-bit start bit, stop bits whose number is specified in UARTCR1<STBT> and a parity bit if parity addition is specified. Select the data transfer baud rate using bits 0 to 2 in UARTCR1. When data transmit starts, transmit buffer empty flag UARTSR<TBEP> is set to "1" and an INTRXD interrupt is generated.

While UARTCR1<TXE> = "0" and from when "1" is written to UARTCR1<TXE> to when send data are written to TDBUF, the TXD pin is fixed at High level. When transmitting data, first read UARTSR, then write data in TDBUF. Otherwise, UARTSR<TBEP> is not zero-cleared and transmit does not start.

(2) Data receive

Set UARTCR1<RXE> to "1". When data are received via the Rx pin, the receive data are transferred to RDBUF (receive data buffer). At this time, the data transmitted include a start bit and stop bit(s) and a parity bit if parity addition is specified. When stop bit(s) are received, data only are extracted and transferred to RDBUF (receive data buffer). Then the receive buffer full flag UARTSR<RBFL> is set and an INTRXD interrupt is generated. Select the data transfer baud rate using bits 0 to 2 in UARTCR1.

If an overrun error (OERR) occurs when data are received, the data are not transferred to RDBUF (receive data buffer) but discarded; data in the RDBUF are not affected.

Note: When a receive operation is disabled by setting UARTCR1<RXE> bit to "0", the setting becomes valid when data receive is completed. However, if a framing error occurs in data receive, the receive-disabling setting may not become valid. if a framing error occurs, be sure to perform a re-receive operation.

2.8.9 Status Flag/Interrupt Signal

(1) Parity error

When parity determined using the receive data bits differs from the received parity bit, the parity error flag UARTSR<PERR> is set to "1". The UARTSR<PERR> is cleared to "0" when the RDBUF is read after reading the UARTSR.




Figure 2-42. Generation of Parity Error

(2) Framing error

When “0” is sampled as the stop bit in the receive data, framing error flag UARTSR<FERR> is set to “1”. The UARTSR<FERR> is cleared to “0” when the RDBUF is read after reading the UARTSR.




Figure 2-43. Generation of Framing Error

(3) Overrun error

When all bits in the next data are received while unread data are still in RDBUF, overrun error flag UARTSR<OERR> is set to “1”. In this case, the receive data is discarded ; data in RDBUF are not affected. The UARTSR<OERR> is cleared to “0” when the RDBUF is read after reading the UARTSR.




Figure 2-44. Generation of Overrun Error

(4) Receive data buffer full

Loading the received data in RDBUF sets receive data buffer full flag UARTSR<RBFL>. The UARTSR<RBFL> is cleared to “0” when the RDBUF is read after reading the UARTSR.




Figure 2-45. Generation of Receive Buffer Full

(5) Transmit data buffer empty

When no data is in the transmit buffer TDBUF, UARTSR<TBEP> is set to “1”, that is, when data in TDBUF are transferred to the transmit shift register and data transmit starts, transmit data buffer empty flag UARTSR<TBEP> is set to “1”. The UARTSR<TBEP> is cleared to “0” when the TDBUF is written after reading the UARTSR.




Figure 2-46. Generation of Transmit Buffer Empty

(6) Transmit end flag

When data are transmitted and no data is in TDBUF (UARTSR<TBEP> = “1”), transmit end flag UARTSR<TEND> is set to “1”. The UARTSR<TEND> is cleared to “0” when the data transmit is stated after writing the TDBUF.




Figure 2-47. Generation of Transmit Buffer Empty

2.9 Serial Interface (SIO)

The TMP86CH21 has one clocked-synchronous 8-bit serial interface. Serial interface has an 8-byte transmit and receive data buffer that can automatically and continuously transfer up to 64 bits of data. The serial interface is connected to external devices via pins P16 (SO), P15 (SI), P17 ($\overline{\text{SCK}}$). The serial interface pins are also used as port P1. When these pins are used as serial interface pins, the correspondence output latch should be set to "1". In the transmit mode, pin P15 can be used as normal I/O port, and in the receive mode, the pin P16 can be used as normal I/O ports.

2.9.1 Configuration




Figure 2-48. Serial Interfaces

2.9.2 Control

The serial interface is controlled by SIO control registers (SIOCR1/SIOCR2). The serial interface status can be determined by reading SIO status register (SIOSR).

The transmit and receive data buffer is controlled by the BUF (bits 2-0 in SIOCR2). The data buffer is assigned to address 0F90_H to 0F97_H for SIO in the DBR area, and can continuously transfer up to 8 words (bytes or nibbles) at one time. When the specified number of words has been transferred, a buffer empty (in the transmit mode) or a buffer full (in the receive mode or transmit/receive mode) interrupt (INTSIO) is generated.

When the internal clock is used as the serial clock in the 8-bit receive mode and the 8-bit transmit/receive mode, a fixed interval wait can be applied to the serial clock for each word transferred. Four different wait times can be selected with WAIT (bits 4 and 3 in SIOCR2).

SIO Control Register 1

	7	6	5	4	3	2	1	0	
SIOCR1 (0F98 _H)	SIOS	SIOINH	SIOM		SCK		(Initial value: 0000 0000)		

SIOS	Indicate transfer start/stop	0: Stop 1: Start		Write only	
SIOINH	Continue/abort transfer	0: Continue transfer 1: Abort transfer (automatically cleared after abort)			
SIOM	Transfer mode select	000: 8-bit transmit mode 010: 4-bit transmit mode 100: 8-bit transmit/receive mode 101: 8-bit receive mode 110: 4-bit receive mode Except the above: Reserved			
SCK	Serial clock select		NORMAL 1/2, IDLE 1/2 Modes		SLOW, SLEEP Modes
			DV7CK = 0		DV7CK = 1
		000	fc/2 ¹³	fs/2 ⁵	
		001	fc/2 ⁸	fc/2 ⁸	
		010	fc/2 ⁷	fc/2 ⁷	
		011	fc/2 ⁶	fc/2 ⁶	
		100	fc/2 ⁵	fc/2 ⁵	
101	fc/2 ⁴	fc/2 ⁴			
110	Reserved				
111	External clock (input from SCK pin)				

Note 1: fc: High-frequency clock [Hz], fs: Low-frequency clock [Hz]

Note 2: Set SIOS to "0" and SIOINH to "1" when setting the transfer mode or serial clock.

Note 3: SIOCR1 is write-only register, which cannot access any of in read-modify-write instruction such as bit operate, etc.

SIO Status Register

	7	6	5	4	3	2	1	0	
SIOSR (0F99 _H)	SIOF	SEF							(Initial value: 00** ****)

SIOF	Serial transfer operating status monitor	0: Transfer terminated 1: Transfer in process		Read only
SEF	Shift operating status monitor	0: Shift operation terminated 1: Shift operation in process		

After SIOS is cleared to "0", SIOF is cleared to "0" at the termination of transfer or setting of SIOINH.

Figure 2-49. SIO Control Register and Status Register (1/2)




Figure 2-49. SIO Control Register and Status Register (2/2)

(1) Serial clock

a. Clock source

SIOCR1 <SCK> is able to select the following:

① Internal clock

Any of four frequencies can be selected. The serial clock is output to the outside on the $\overline{\text{SCK}}$ pin. The $\overline{\text{SCK}}$ pin goes high when transfer starts.

When data writing (in the transmit mode) or reading (in the receive mode or the transmit/receive mode) cannot keep up with the serial clock rate, there is a wait function that automatically stops the serial clock and holds the next shift operation until the read/write processing is completed.

Table 2-15. Serial Clock Rate

	NORMAL 1/2, IDLE 1/2 Modes				SLOW, SLEEP Modes	
	DV7CK = 0		DV7CK = 1		Clock	Baud Rate
SCK	Clock	Baud Rate	Clock	Baud Rate		
000	$f_c/2^{13}$	1.91 Kbps	$f_s/2^5$	1024 bps	$f_s/2^5$	1024 bps
001	$f_c/2^8$	61.04 Kbps	$f_c/2^8$	61.04 Kbps	—	—
010	$f_c/2^7$	122.07 Kbps	$f_c/2^7$	122.07 Kbps	—	—
011	$f_c/2^6$	244.14 Kbps	$f_c/2^6$	244.14 Kbps	—	—
100	$f_c/2^5$	488.28 Kbps	$f_c/2^5$	488.28 Kbps	—	—
101	$f_c/2^4$	976.56 Kbps	$f_c/2^4$	976.56 Kbps	—	—
110	—	—	—	—	—	—
111	External	—	External	—	External	—

1 Kbit = 1024 bit
($f_c = 16 \text{ MHz}$, $f_s = 32.768 \text{ kHz}$)





Figure 2-50. Clock Source (Internal clock)

② External clock

An external clock connected to the $\overline{\text{SCK}}$ pin is used as the serial clock. In this case, the P17 ($\overline{\text{SCK}}$) must be set to the input mode. To ensure shifting, a pulse width of at least 4 machine cycles is required. This pulse is needed for the shift operation to execute certainly. Actually, there is necessary processing time for interrupting, writing, and reading. The minimum pulse is determined by setting the mode and the program.



b. Shift edge

The leading edge is used to transmit, and the trailing edge is used to receive.

① Leading edge

Transmitted data are shifted on the leading edge of the serial clock (falling edge of the $\overline{\text{SCK}}$ pin input/output).

② Trailing edge

Received data are shifted on the trailing edge of the serial clock (rising edge of the $\overline{\text{SCK}}$ pin input/output).




Figure 2-51. Shift Edge

(2) Number of bits to transfer

Either 4-bit or 8-bit serial transfer can be selected. When 4-bit serial transfer is selected, only the lower 4 bits of the transmit/receive data buffer register are used. The upper 4 bits are cleared to "0" when receiving.

The data is transferred in sequence starting at the least significant bit (LSB).

(3) Number of words to transfer

Up to 8 words consisting of 4 bits of data (4-bit serial transfer) or 8 bits (8-bit serial transfer) of data can be transferred continuously. The number of words to be transferred is loaded to SIOCR2<BUF>.

An INTSIO interrupt is generated when the specified number of words has been transferred. If the number of words is to be changed during transfer, the serial interface must be stopped before making the change. The number of words can be changed during automatic-wait operation of an internal clock. In this case, the serial interface is not required to be stopped.




Figure 2-52. Number of Bits to Transfer (Example: 4-bit serial transfer)

2.9.3 Transfer Mode

SIOCR1<SIOM> is used to select the transmit, receive, or transmit/receive mode.

(1) 4-bit and 8-bit transmit modes

In these modes, the SIOCR1 is set to the transmit mode and then the data to be transmitted first are written to the data buffer registers (DBR). After the data are written, the transmission is started by setting SIOCR1<SIOS> to "1". The data are then output sequentially to the SO pin in synchronous with the serial clock, starting with the least significant bit (LSB). As soon as the LSB has been output, the data are transferred from the data buffer register to the shift register. When the final data bit has been transferred and the data buffer register is empty, an INTSIO (buffer empty) interrupt is generated to request the next transmitted data.

When the internal clock is used, the serial clock will stop and an automatic-wait will be initiated if the next transmitted data are not loaded to the data buffer register by the time the number of data words specified with the SIOCR2<BUF> has been transmitted. Writing even one word of data cancels the automatic-wait; therefore, when transmitting two or more words, always write the next word before transmission of the previous word is completed.

Note: Automatic-waits are also canceled by writing to a DBR not being used as a transmit data buffer register; therefore, during SIO do not use such DBR for other applications. For example, when 3 words are transmitted, do not use the DBR of the remained 5 words.

When an external clock is used, the data must be written to the data buffer register before shifting next data. Thus, the transfer speed is determined by the maximum delay time from the generation of the interrupt request to writing of the data to the data buffer register by the interrupt service program.

The transmission is ended by clearing SIOCR1<SIOS> to "0" or setting SIOCR1<SIOINH> to "1" in buffer empty interrupt service program. That the transmission has ended can be determined from the status of SIOSR<SIOF> because SIOSR<SIOF> is cleared to "0" when a transfer is completed.

When SIOCR1<SIOINH> is set, the transmission is immediately ended and SIOSR<SIOF> is cleared to "0".

When an external clock is used, it is also necessary to clear SIOCR1<SIOS> to "0" before shifting the next data; otherwise, dummy data will be transmitted and the operation will end.

If it is necessary to change the number of words, SIOCR1<SIOS> should be cleared to "0", then SIOCR2<BUF> must be rewritten after confirming that SIOSR<SIOF> has been cleared to "0".




Figure 2-53. Transfer Mode (Example: 8-bit, 1 word transfer)




Figure 2-54. Transmitted Data Hold Time at End of Transmit

(2) 4-bit and 8-bit receive modes

After setting the control registers to the receive mode, set SIOCR1<SIOS> to “1” to enable receiving. The data are then transferred to the shift register via the SI pin in synchronous with the serial clock. When one word of data has been received, it is transferred from the shift register to the data buffer register (DBR). When the number of words specified with the SIOCR2<BUF> has been received, an INTSIO (buffer full) interrupt is generated to request that these data be read out. The data are then read from the data buffer registers by the interrupt service program.

When the internal clock is used, and the previous data are not read from the data buffer register before the next data are received, the serial clock will stop and an automatic-wait will be initiated until the data are read. A wait will not be initiated if even one data word has been read.

Note: Waits are also canceled by reading a DBR not being used as a received data buffer register is read; therefore, during SIO do not use such DBR for other applications.

When an external clock is used, the shift operation is synchronized with the external clock; therefore, the previous data are read before the next data are transferred to the data buffer register. If the previous data have not been read, the next data will not be transferred to the data buffer register and the receiving of any more data will be canceled. When an external clock is used, the maximum transfer speed is determined by the delay between the time when the interrupt request is generated and when the data received have been read.

The receiving is ended by clearing SIOCR1<SIOS> to “0” or setting SIOCR1<SIOINH> to “1” in buffer full interrupt service program. When SIOCR1<SIOS> is cleared, the current data are transferred to the buffer. After SIOCR1<SIOS> cleared, the receiving is ended at the time that the final bit of the data has been received. That the receiving has ended can be determined from the status of SIOSR<SIOF>. SIOSR<SIOF> is cleared to “0” when the receiving is ended. After confirmed the receiving termination, the final receiving data is read. When SIOCR1<SIOINH> is set, the receiving is immediately ended and SIOSR<SIOF> is cleared to “0”. (The received data is ignored, and it is not required to be read out.)

If it is necessary to change the number of words in external clock operation, SIOCR1<SIOS> should be cleared to “0” then SIOCR2<BUF> must be rewritten after confirming that SIOSR<SIOF> has been cleared to “0”.

If it is necessary to change the number of words in internal clock, during automatic-wait operation which occurs after completion of data receiving, SIOCR2<BUF> must be rewritten before the received data is read out.

Note: The buffer contents are lost when the transfer mode is switched. If it should become necessary to switch the transfer mode, end receiving by clearing SIOCR1<SIOS> to “0”, read the last data and then switch the transfer mode.




Figure 2-55. Receive Mode (Example: 8-bit, 1 word, internal clock)

(3) 8-bit transmit/receive mode

After setting the control registers to the 8-bit transmit/receive mode, write the data to be transmitted first to the data buffer registers (DBR). After that, enable transceiving by setting <SIOS> to "1". When transmitting, the data are output from the SO pin at leading edges of the serial clock. When receiving, the data are input to the SI pin at the trailing edges of the serial clock. 8-Bit data are transferred from the shift register to the data buffer register. An INTSIO interrupt is generated when the number of data words specified with the <BUF> has been transferred. The interrupt service program reads the received data from the data buffer register and then writes the data to be transmitted. The data buffer register is used for both transmitting and receiving; therefore, always write the data to be transmitted after reading the received data.

When the internal clock is used, a wait is initiated until the received data are read and the next data are written. A wait will not be initiated if even one data word has been written.

Note: The wait is also canceled by writing to a DBR not being used as a transmit data buffer registers; therefore, during SIO do not use such DBR for other applications.

When an external clock is used, the shift operation is synchronized with the external clock; therefore, it is necessary to read the received data and write the data to be transmitted next before starting the next shift operation. When an external clock is used, the transfer speed is determined by the maximum delay between generation of an interrupt request and the received data are read and the data to be transmitted next are written.

The transmit/receive operation is ended by clearing SIOCR1<SIOS> to "0" or setting SIOSR<SIOINH> to "1" in interrupt service program.

When SIOCR1<SIOINH> is set, the transmit/receive operation is immediately ended and SIOSR<SIOF> is cleared to "0".

If it is necessary to change the number of words in external clock operation, SIOCR1<SIOS> should be cleared to "0", then SIOCR2<BUF> must be rewritten after confirming that SIOSR<SIOF> has been cleared to "0".

If it is necessary to change the number of words in internal clock, during automatic-wait operation which occurs after completion of transmit/receive operation, SIOCR2<BUF> must be rewritten before reading and writing of the receive/transmit data.

Note: The buffer contents are lost when the transfer mode is switched. If it should become necessary to switch the transfer mode, end receiving by clearing SIOCR1<SIOS> to "0", read the last data and then switch the transfer mode.




Figure 2-56. Transmit/Receive Mode (Example: 8-bit, 1word, internal clock)




Figure 2-57. Transmitted Data Hold Time at End of Transmit/Receive

2.10 8-Bit AD Converter (ADC)

The TMP86CH21 has an 8-bit successive approximation type AD converter.

2.10.1 Configuration

The circuit configuration of the 8-bit AD converter is shown in Figure 2-58.

It consists of control registers ADCCR1 and ADCCR2, converted value registers ADCDR1 and ADCDR2, a DA converter, a sample-and-hold circuit, a comparator, and a successive comparison circuit.




Figure 2-58. AD Converter (ADC)

2.10.2 Register Configuration

The AD converter consists of the following four registers:

- AD converter control register 1 (ADCCR1)
- AD converter control register 2 (ADCCR2)
- AD converted value register 1/2 (ADCDR1/ADCDR2)

- (1) AD converter control register 1 (ADCCR1)

This register selects the analog channels and operation mode in which to perform AD conversion and controls the AD converter as it starts operating.

- (2) AD converter control register 2 (ADCCR2)

This register selects the AD conversion time and controls the connection of the DA converter (ladder resistor network).

- (3) AD converted value register1 (ADCDR1)

This register is used to store the digital value after being converted by the AD converter.

- (4) AD converted value register2 (ADCDR2)

This register monitors the operating status of the AD converter.

The AD converter control register configurations are shown in Figures 2-59 and 2-60.

AD Converter Control Register 1										
	7	6	5	4	3	2	1	0		
ADCCR1 (000E _H)	ADRS	AMD		AINDS	SAIN			(Initial value: 0001 0000)		
	ADRS	AD conversion start			0: – 1: AD conversion restart				R/W	
	AMD	AD operating mode select			00: reserved 01: Software start mode 10: Reserved 11: Reserved					
	AINDS	Analog input control			0: Analog input enable 1: Analog input disable					
	SAIN	AD input channel select			0000: Selects AIN0 0001: Selects AIN1 0010: Selects AIN2 0011: Selects AIN3 0100: Selects AIN4 0101: Selects AIN5 0110: Selects AIN6 0111: Selects AIN7 1***: Reserved					
<p>Note 1: Select analog input when AD converter stops (ADCDR2<ADBF> = "0").</p> <p>Note 2: When the analog input is all use disabling, the AINDS should be set to "1".</p> <p>Note 3: During conversion, do not perform output instruction to maintain a precision for all of the pins. And port near to analog input, do not input intense signaling of change.</p> <p>Note 4: The ADRS is automatically cleared to "0" after starting conversion.</p> <p>Note 5: Do not set ADRS (ADCCR1 bit 7) newly again during AD conversion. Before setting ADRS newly again, check EOCF (ADCDR bit 5) to see that the conversion is completed or wait until the interrupt signal (INTADC) is generated (e.g., interrupt handling routine).</p> <p>Note 6: After STOP or SLOW mode are started, AD converter control register 1 (ADCCR1) is all initialized. Therefore, set the ADCCR1 newly again after exiting these modes.</p>										
AD Converter Control Register 2										
	7	6	5	4	3	2	1	0		
ADCCR2 (000F _H)			IREFON	"1"	ACK			"0"	(Initial value: **00 0000)	
	IREFON	Ladder resistor ON/OFF			Inputting current to the ladder resistor 0: ON only during AD conversion 1: Always ladder resistor ON				R/W	
	ACK	AD conversion time			ACK	Conversion time	fc = 16 MHz	fc = 8 MHz		fc = 4 MHz
					000	Reserved				
					001	Reserved				
					010	78/fc [s]	–	–		19.5
					011	156/fc [s]	–	19.5		39.0
					100	312/fc [s]	19.5	39.0		78.0
					101	624/fc [s]	39.0	78.0		156.0
					110	1248/fc [s]	78.0	156.0		–
					111	Reserved				
<p>Note 1: Settings for "–" in the above table are inhibited.</p> <p>Note 2: Set conversion time by analog reference voltage (V_{AREF}) as follows. V_{AREF} = 4.5 to 5.5 V (15.6 μs or more) V_{AREF} = 2.7 to 5.5 V (31.2 μs or more) V_{AREF} = 1.8 to 5.5 V (124.8 μs or more)</p> <p>Note 3: Always set bit 0 in ADCCR2 to "0" and set bit 4 in ADCCR2 to "1".</p> <p>Note 4: When a read instruction for ADCCR2, bit 6 to 7 in ADCCR2 read in as undefined data.</p> <p>Note 5: fc: High-frequency clock [Hz]</p> <p>Note 6: After STOP or SLOW mode are started, AD converter control register 2 (ADCCR2) is all initialized. Therefore, set the ADCCR2 newly again after exiting these modes.</p>										

Figure 2-59. AD Converter Control Register




Figure 2-60. AD Converter Result Register

2.10.3 AD Converter Operation

- (1) Set up the AD converter control register 1 (ADCCR1) as follows:
 - Choose the channel to AD convert using AD input channel select (SAIN).
 - Specify analog input enable for analog input control (AINDS).
 - Specify AMD for the AD converter control operation mode (software mode only).
- (2) Set up the AD converter control register 2 (ADCCR2) as follows:
 - Set the AD conversion time using AD conversion time (ACK). For details on how to set the conversion time, refer to Note 2 for AD converter control register 2.
 - Choose IREFON for DA converter control.
- (3) After setting up (1) and (2) above, when AD conversion start (ADRS) of AD converter control register 1 (ADCCR1) is set to "1", AD conversion starts immediately.
- (4) After an elapse of the specified AD conversion time, the AD converted value is stored in AD converted value register 1 (ADCDR1) and the AD conversion finished flag (EOCF) of AD converted value register 2 (ADCDR2) is set to "1", upon which time AD conversion interrupt INTADC is generated.
- (5) EOCF is cleared to "0" by a read of the conversion result. However, if reconverted before a register read, although EOCF is cleared the previous conversion result is retained until the next conversion is completed.

2.10.4 AD Converter Operation Modes

(1) Software start mode

After setting AMD (ADCCR1 bits 6, 5) to “01” (software start mode), set ADRS (ADCCR1 bit 7) to “1”. AD conversion of the voltage at the analog input pin specified by SAIN (ADCCR1 bits 0-3) is thereby started.

After completion of the AD conversion, the conversion result is stored in AD converted value registers (ADCDR1) and at the same time EOCF (ADCDR2 bit 5) is set to 1, the AD conversion finished interrupt (INTADC) is generated.

ADRS is automatically cleared after AD conversion has started. Do not set ADRS (ADCCR1 bit 7) newly again (restart) during AD conversion. Before setting ADRS newly again, check EOCF (ADCDR bit 5) to see that the conversion is completed or wait until the interrupt signal (INTADC) is generated (e.g., interrupt handling routine).




Figure 2-61. Operation in Software Start Mode

2.10.5 STOP and SLOW Modes during AD Conversion

When standby mode (STOP or SLOW mode) is entered forcibly during AD conversion, the AD convert operation is suspended and the AD converter is initialized (ADCCR1 and ADCCR2 are initialized to initial value). Also, the conversion result is indeterminate. (Conversion results up to the previous operation are cleared, so be sure to read the conversion results before entering standby mode.) When restored from standby mode, AD conversion is not automatically restarted, so it is necessary to restart AD conversion. Note that since the analog reference voltage is automatically disconnected, there is no possibility of current flowing into the analog reference voltage.

2.10.6 Analog Input Voltage and AD Conversion Result

Example: After selecting the conversion time of $19.5 \mu\text{s}$ at 16 MHz and the analog input channel AIN3 pin, perform AD conversion once. After checking EOCF, read the converted value and store the 8-bit data in address $009F_H$ on RAM. The operation mode is software start mode.

```

; AIN SELECT
LD  (P6DR), 00000000B ; P6 bit 3 = 0
LD  (P6CR), 00000000B ; P6CR bit 3 = 0
LD  (ADCCR1), 00100011B ; Select AIN3
LD  (ADCCR2), 11011000B ; Select conversion time (312/fc) and operation mode
; AD CONVERT START
SET (ADCCR1). 7 ; ADRS = 1
SLOOP: TEST (ADCCR2). 5 ; EOCF = 1 ?
      JRS T, SLOOP
; RESULT DATA READ
LD  A, (ADCDR1)
LD  (9FH), A

```

The analog input voltage is corresponded to the 8-bit digital value converted by the AD as shown in Figure 2-62.




Figure 2-62. Analog Input Voltage and AD Conversion Result (typ.)

2.10.7 Precautions about AD Converter

(1) Analog input pin voltage range

Make sure the analog input pins (AIN0 to AIN7) are used at voltages within VSS below VAREF. If any voltage outside this range is applied to one of the analog input pins, the converted value on that pin becomes uncertain. The other analog input pins also are affected by that.

(2) Analog input shared pins

The analog input pins (AIN0 to AIN7) are shared with input/output ports. When using any of the analog inputs to execute AD conversion, do not execute input/output instructions for all other ports. This is necessary to prevent the accuracy of AD conversion from degrading. Not only these analog input shared pins, some other pins may also be affected by noise arising from input/output to and from adjacent pins.

(3) Noise countermeasure

The internal equivalent circuit of the analog input pins is shown in Figure 2-63. The higher the output impedance of the analog input source, more easily they are susceptible to noise. Therefore, make sure the output impedance of the signal source in your design is 5 k Ω or less. Toshiba also recommends attaching a capacitor external to the chip.




Figure 2-63. Analog Input Equivalent Circuit and Example of Input Pin Processing

2.11 Key-on Wake-up (KWU)

In the TMP86CH21, the STOP mode must be released by not only P20 ($\overline{\text{INT5/STOP}}$) pin but also P64 to P67 pins.

When the STOP mode is released by P64 to P67 pins, the P20 ($\overline{\text{INT5/STOP}}$) pin needs to be used.

2.11.1 Configuration




Figure 2-64. Stop Mode Control Circuit

2.11.2 Control

P64 to P67 (STOP2 to STOP5) pin can controlled by Key-on Wake-up control register (STOPCR). It can be configured as enable/disable in one-bit unit. When those pins are used by STOP mode release, those pins must be set input mode (P6CR, P6DR, ADCCR1).

STOP mode can be entered by setting up the System Control Register1 (SYSCR1), and can be exited by detecting the falling edge on STOP2 to 5 pins, which are enabled by STOPCR, for releasing STOP mode (Note 1). Also, because each level of the STOP2 to 5 can be confirmed by reading P6DR, check all STOP2 to 5 pins that is enabled by STOPCR before the STOP mode is started (Note 2).

Note 1: When the STOP mode release by edge mode ($\text{SYSCR1} < \text{RELM} > = "0"$), prohibit input from STOP2 to STOP5 or must be set "1" level into STOP2 to STOP5 pins.

Note 2: When the $\overline{\text{STOP}}$ pin input is high or STOP2 to STOP5 pin input which is enabled by STOPCR is low, executing an instruction which starts STOP mode will not place in STOP mode but instead will immediately start the release sequence (warm-up).

Key-on Wake-up Control Register									
STOPCR (0F9A _H)	7	6	5	4	3	2	1	0	(Initial value: 0000 ****)
	STOP5	STOP4	STOP3	STOP2	—	—	—	—	
	STOP2	Stop mode released by P64 port					0: Disable 1: Enable		Write-only
	STOP3	Stop mode released by P65 port					0: Disable 1: Enable		
	STOP4	Stop mode released by P66 port					0: Disable 1: Enable		
	STOP5	Stop mode released by P67 port					0: Disable 1: Enable		

Figure 2-66. Key-on Wake-up Control Register

The TMP86CH21 has a driver and control circuit to directly drive the liquid crystal device (LCD). The pins to be connected to LCD are as follows:

- | | |
|--|-------------------------|
| ① Segment output port | 8 pins (SEG7 to SEG0) |
| ② Segment output or P1, P5, P7 input/output port | 24 pins (SEG31 to SEG8) |
| ③ Common output port | 4 pins (COM3 to COM0) |

The devices that can be directly driven is selectable from LCD of the following drive methods:

- | | |
|---------------------------|--|
| ① 1/4 Duty (1/3 Bias) LCD | Max 128 Segments (8-segment×16 digits) |
| ② 1/3 Duty (1/3 Bias) LCD | Max 96 Segments (8-segment×12 digits) |
| ③ 1/2 Duty (1/2 Bias) LCD | Max 64 Segments (8-segment× 8 digits) |
| ④ Static LCD | Max 32 Segments (8-segment× 4 digits) |

The diagram illustrates the internal architecture of the LCD driver circuit (LCDCR). At the top, a register (LCDCR) contains bits 0 through 7, which are grouped into five control fields: SLF (bits 0-1), DUTY (bits 2-3), VFSEL (bit 4), BRES (bit 6), and EDSP (bit 7). These fields control various functional blocks:

- Timing and Frequency Control:** Receives $fc/2^{17}$, $fs/2^9$, $fc/2^{16}$, $fs/2^8$, $fc/2^{15}$, and $fc/2^{13}$ from the DUTY and VFSEL fields. It contains sub-blocks for Duty control, Timing control, and Display data select control.
- Display Data Path:** Data from the DBR (display data area) is sent to the Display data select control, then to the Display data buffer register, and finally to the Segment driver.
- Power and Biasing:** The Constant voltage booster circuit is controlled by $fc/2^{13}$, $fs/2^5$, $fc/2^{11}$, $fs/2^3$, $fc/2^{10}$, $fs/2^2$, and $fc/2^9$. It provides power to the Common driver and the Segment driver. The Common driver is also controlled by the Blanking control block (receiving BRES) and the Timing control block. It drives the COM lines (COM0 to COM3).
- Segment Driver:** Receives signals from the Display data buffer register and the Common driver to drive the display segments (SEG0 to SEG31).

Figure 2-66. LCD Driver

2.12.2 Control

The LCD driver is controlled using the LCD control register (LCDCR). The LCD driver's display is enabled using the EDSP.

LCDCR
(0028_H)

7	6	5	4	3	2	1	0	
EDSP	BRES	VFSEL	DUTY	SLF				(Initial value: 0000 0000)
SLF	Selection of LCD frame frequency			00: $fc/2^{17}$ or $fs/2^9$ [Hz] 01: $fc/2^{16}$ or $fs/2^8$ 10: $fc/2^{15}$ or $fs/2^7$ 11: $fc/2^{13}$				R/W
DUTY	Selection of driving methods			00: 1/4 Duty (1/3 Bias) 01: 1/3 Duty (1/3 Bias) 10: 1/2 Duty (1/2 Bias) 11: Static				
VFSEL	Selection of boost frequency			00: $fc/2^{13}$ or $fs/2^5$ [Hz] 01: $fc/2^{11}$ or $fs/2^3$ 10: $fc/2^{10}$ or $fs/2^2$ 11: $fc/2^9$				
BRES	Booster circuit control			0: Disable (use divider resistance) 1: Enable				
EDSP	LCD Display Control			0: Blanking 1: Enables LCD display (Blanking is released)				

Note 1: When <BRES> (Booster circuit control) is set to "0", $V_{DD} \geq V_3 \geq V_2 \geq V_1 \geq V_{SS}$ should be satisfied. When <BRES> is set to "1", $5.5 [V] \geq V_3 \geq V_{DD}$ should be satisfied. If these conditions are not satisfied, it not only affects the quality of LCD display but also may damage the device due to over voltage of the port.

Note 2: Do not set SLF to "10" or "11" in SLOW 1/2 and SLEEP0/1/2 modes.

Note 3: Do not set VFSEL to "11" in SLOW 1/2 and SLEEP0/1/2 modes.

Figure 2-67. LCD Driver Control Register

(1) LCD driving methods

As for LCD driving method, 4 types can be selected by DUTY (bit 3 to bit 2 of LCDCR). The driving method is initialized in the initial program according to the LCD used.




Figure 2-68. LCD Drive Waveform (COM – SEG pins)

(2) Frame frequency

Frame frequency (f_F) is set according to driving method and base frequency as shown in the following Table 2-16. The base frequency is selected by SLF (bit 1 and 0 of LCDCR) according to the frequency f_c and f_s of the basic clock to be used.

Table 2-16. Setting of LCD Frame Frequency

(a) At the single clock mode. At the dual clock mode (DV7CK = 0).

SLF	Base Frequency [Hz]	Frame Frequency [Hz]			
		1/4 Duty	1/3 Duty	1/2 Duty	Static
00	$\frac{f_c}{2^{17}}$	$\frac{f_c}{2^{17}}$	$\frac{4}{3} \cdot \frac{f_c}{2^{17}}$	$\frac{4}{2} \cdot \frac{f_c}{2^{17}}$	$\frac{f_c}{2^{17}}$
	($f_c = 16$ MHz)	122	163	244	122
	($f_c = 8$ MHz)	61	81	122	61
01	$\frac{f_c}{2^{16}}$	$\frac{f_c}{2^{16}}$	$\frac{4}{3} \cdot \frac{f_c}{2^{16}}$	$\frac{4}{2} \cdot \frac{f_c}{2^{16}}$	$\frac{f_c}{2^{16}}$
	($f_c = 8$ MHz)	122	163	244	122
	($f_c = 4$ MHz)	61	81	122	61
10	$\frac{f_c}{2^{15}}$	$\frac{f_c}{2^{15}}$	$\frac{4}{3} \cdot \frac{f_c}{2^{15}}$	$\frac{4}{2} \cdot \frac{f_c}{2^{15}}$	$\frac{f_c}{2^{15}}$
	($f_c = 4$ MHz)	122	163	244	122
	($f_c = 2$ MHz)	61	81	122	61
11	$\frac{f_c}{2^{13}}$	$\frac{f_c}{2^{13}}$	$\frac{4}{3} \cdot \frac{f_c}{2^{13}}$	$\frac{4}{2} \cdot \frac{f_c}{2^{13}}$	$\frac{f_c}{2^{13}}$
	($f_c = 1$ MHz)	122	163	244	122

Note: f_c : High-frequency clock [Hz]

(b) At the dual clock mode (DV7CK = 1 or SYSCK = 1)

SLF	Base Frequency [Hz]	Frame Frequency [Hz]			
		1/4 Duty	1/3 Duty	1/2 Duty	Static
00	$\frac{f_s}{2^9}$	$\frac{f_s}{2^9}$	$\frac{4}{3} \cdot \frac{f_s}{2^9}$	$\frac{4}{2} \cdot \frac{f_s}{2^9}$	$\frac{f_s}{2^9}$
	($f_s = 32.768$ kHz)	64	85	128	64
01	$\frac{f_s}{2^8}$	$\frac{f_s}{2^8}$	$\frac{4}{3} \cdot \frac{f_s}{2^8}$	$\frac{4}{2} \cdot \frac{f_s}{2^8}$	$\frac{f_s}{2^8}$
	($f_s = 32.768$ kHz)	128	171	256	128

Note: f_s : Low-frequency clock [Hz]

(3) Booster circuit for LCD driver

The LCD voltage booster pin can select the booster circuit or the divider resistance.

The booster circuit control is selected by BRES (bit 6 in LCDCR).

The booster circuit boosts the output voltage for the segment/common signal by double (V2) and triple (V3) in relation to the on-chip output voltage (1 V typ.).

When used as the divider resistance, the V1, V2 and V3 pins are input by divider voltage of external supply.

When used as the booster circuit, the VLCD setting should be composed to 1/3 bias.

The selection of boost frequency is selected by SLFR (bit 1 to 0 in LCDCR).

Selecting the fast frequency using the SLFR in the control register (LCDCR) raises the drive capability of segment/common.

Table 2-17 shows the V3 pin current capacity and Boosting Frequency.

Note: When the booster circuit is enable, because only 1/3 bias can be used, do not set DUTY to "10" or "11".




Figure 2-69. Example of a Booster Circuit (LCDCR<BRES> = "1")




Figure 2-70. Example of Divider Resistance (LCDCR<BRES> = "0")

Table 2-17. V3 Pin Current Capacity and Boosting Frequency (typ.)

VFSEL	Boosting frequency	$f_c = 16 \text{ MHz}$	$f_c = 8 \text{ MHz}$	$f_c = 4 \text{ MHz}$	$f_s = 32.768 \text{ kHz}$
00	$f_c/2^{13}$ or $f_s/2^5$	$-37 \text{ mV}/\mu\text{A}$	$-80 \text{ mV}/\mu\text{A}$	$-138 \text{ mV}/\mu\text{A}$	$-76 \text{ mV}/\mu\text{A}$
01	$f_c/2^{11}$ or $f_s/2^3$	$-19 \text{ mV}/\mu\text{A}$	$-24 \text{ mV}/\mu\text{A}$	$-37 \text{ mV}/\mu\text{A}$	$-23 \text{ mV}/\mu\text{A}$
10	$f_c/2^{10}$ or $f_s/2^2$	$-17 \text{ mV}/\mu\text{A}$	$-19 \text{ mV}/\mu\text{A}$	$-24 \text{ mV}/\mu\text{A}$	$-18 \text{ mV}/\mu\text{A}$
11	$f_c/2^9$	$-16 \text{ mV}/\mu\text{A}$	$-17 \text{ mV}/\mu\text{A}$	$-19 \text{ mV}/\mu\text{A}$	—

Note 1: The current capacity is the amount of voltage that falls per $1 \mu\text{A}$

Note 2: The boosting frequency should be selected depending on your LCD panel.

Note 3: For the reference pin V1, a current capacity ten times larger than the above is recommended to ensure stable operation.

For example, when the boosting frequency is $f_c/2^9$ (at $f_c = 8 \text{ MHz}$), $-1.7 \text{ mV}/\mu\text{A}$ or more is recommended for the current capacity of the reference pin V1.

2.12.3 LCD Display Operation

(1) Display data setting

Display data is stored to the display data area (assigned to address 0F80 to 0F8F_H) in the DBR. The display data which are stored in the display data area is automatically read out and sent to the LCD driver by the hardware. The LCD driver generates the segment signal and common signal according to the display data and driving method. Therefore, display patterns can be changed by only over writing the contents of display data area by the program. Figure 2-71 shows the correspondence between the display data area and SEG/COM pins.

LCD light when display data is “1” and turn off when “0”. According to the driving method of LCD, the number of pixels which can be driven becomes different, and the number of bits in the display data area which is used to store display data also becomes different.

Therefore, the bits which are not used to store display data as well as the data buffer which corresponds to the addresses not connected to LCD can be used to store general user process data (see Table 2-18.)

Note: The display data memory contents become unstable when the power supply is turned on: therefore, the display data memory should be initialized by an initiation routine.

Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0F80 _H	SEG1				SEG0			
81	SEG3				SEG2			
82	SEG5				SEG4			
83	SEG7				SEG6			
84	SEG9				SEG8			
85	SEG11				SEG10			
86	SEG13				SEG12			
87	SEG15				SEG14			
88	SEG17				SEG16			
89	SEG19				SEG18			
8A	SEG21				SEG20			
8B	SEG23				SEG22			
8C	SEG25				SEG24			
8D	SEG27				SEG26			
8E	SEG29				SEG28			
8F	SEG31				SEG30			
	COM3		COM2		COM1		COM0	

Figure 2-71. LCD Display Data Area (DBR)

Table 2-18. Driving Method and Bit for Display Data

Driving methods	Bit 7/3	Bit 6/2	Bit 5/1	Bit 4/0
1/4 Duty	COM3	COM2	COM1	COM0
1/3 Duty	—	COM2	COM1	COM0
1/2 Duty	—	—	COM1	COM0
Static	—	—	—	COM0

Note: —: This bit is not used for display data

(2) Blanking

Blanking is enabled when EDSP is cleared to “0”.

Blanking turns off LCD through outputting a GND level to SEG/COM pin.

When in STOP mode, EDSP is cleared to “0” and automatically blanked. To redisplay LCD after exiting STOP mode, it is necessary to set EDSP back to “1”.

Note: During reset, the LCD segment outputs (SEG0 to SEG7) and LCD common outputs are fixed “0” level. But the multiplex terminal (P1, P5 and P7 ports) of input/output port and LCD segment output becomes high impedance. Therefore, when the reset input is long remarkably, ghost problem may appear in LCD display.

2.12.4 Control Method of LCD Driver

(1) Initial setting

Figure 2-72 shows the flowchart of initialization.

Example: To operate a 1/4 duty LCD of 32 segments \times 4 com-mons at frame frequency $f_c/2^{16}$ [Hz]

```
LD  (LCDCR), 00000001B ; Sets LCD driving method and frame frequency.
                          Boost frequency
LD  (P1LCR), 0FFH      ; Sets P1, P5, P7 port as segment output.
LD  (P5LCR), 0FFH
LD  (P7LCR), 0FFH
:    :                  ; Sets the initial value of display data.
LD  (LCDCR), 10000001B ; Display enable
```




Figure 2-72. Initial Setting of LCD Driver

(2) Store of display data

Generally, display data are prepared as fixed data in program memory and stored in display data area by load command.

Example 1: To display using 1/4 duty LCD a numerical value which corresponds to the LCD data stored in data memory at address 80_H (when pins COM and SEG are connected to LCD as in Figure 2-73), display data become as shown in Table 2-19.

```

LD    A, (80H)
ADD   A, TABLE - $ - 7
LD    HL, 0F80H
LD    W, (PC + A)
LD    (HL), W
RET
TABLE: DB    11011111B, 00000110B,
           11100011B, 10100111B,
           00110110B, 10110101B,
           11110101B, 00010111B,
           11110111B, 10110111B
SNEXT:
```














Figure 2-73. Example of COM, SEG Pin Connection (1/4 duty)

Note: DB is a byte data definition instruction.

Table 2-19. Example of Display Data (1/4 duty)

No.	Display	Display Data	No.	Display	Display Data
0		11011111	5		10110101
1		00000110	6		11110101
2		11100011	7		00000111
3		10100111	8		11110111
4		00110110	9		10110111

Example 2: Table 2-19 shows an example of display data which are displayed using 1/2 duty LCD in the same way as Table 2-20. The connection between pins COM and SEG are the same as shown in Figure 2-74.




Figure 2-74. Example of COM, SEG Pin Connection

Table 2-20. Example of Display Data (1/2 duty)

Number	Display Data		Number	Display Data	
	High Order Address	Low Order Address		High Order Address	Low Order Address
0	**01**11	**01**11	5	**11**10	**01**01
1	**00**10	**00**10	6	**11**11	**01**01
2	**10**01	**01**11	7	**01**10	**00**11
3	**10**10	**01**11	8	**11**11	**01**11
4	**11**10	**00**10	9	**11**10	**01**11

Note: *: Don't care

(3) Example of LCD drive output




Figure 2-76. 1/3 Duty (1/3 bias) Drive

Figure 2-75. 1/4 Duty (1/3 bias) Drive









Figure 2-78. Static Drive

Figure 2-77. 1/2 Duty (1/3 bias) Drive

Input/Output Circuitry

(1) Control Pins

The input/output circuitries of the TMP86CH21 control pins are shown below.

Control Pin	I/O	Input/Output Circuitry		Remarks
XIN XOUT	Input Output			Resonator connecting pins (high-frequency) $R_f = 1.2 \text{ M}\Omega$ (typ.) $R_O = 0.5 \text{ k}\Omega$ (typ.)
XTIN XTOUT	Input Output	Normal 1 mode	Normal 2 mode	Resonator connecting pins (Low-frequency) $R_f = 6 \text{ M}\Omega$ (typ.) $R_O = 220 \text{ k}\Omega$ (typ.)
		Refer to port P2		
$\overline{\text{RESET}}$	I/O			Sink open drain output Hysteresis input Pull-up resistor $R_{IN} = 220 \text{ k}\Omega$ (typ.)
$\overline{\text{STOP/INT5}}$	Input			Hysteresis input
TEST	Input			Pull-down resistor $R_{IN} = 70 \text{ k}\Omega$ (typ.)

Note: The TEST pin of the TMP86PM29A does not have a pull-down resistor. Fix the TEST pin at low-level.

(2) Input/Output Ports

Port	I/O	Input/Output Circuitry	Remarks
P1	I/O	<p>Initial "High-Z"</p>	Sink open drain output Hysteresis input
P5 P7	I/O	<p>Initial "High-Z"</p>	Sink open drain output
P2	I/O	<p>Initial "High-Z"</p>	Sink open drain output Hysteresis input
P3	I/O	<p>Initial "High-Z"</p>	Sink open drain or C-MOS output Hysteresis input High current output (Nch) (Programmable port option)
P6	I/O	<p>Initial "High-Z"</p>	Tri-state I/O Hysteresis input

Note: Port P1, P5 and P7 are sink open drain output. But they are also used as a segment output of LCD. Therefore, absolute maximum ratings of port input voltage should be used in -0.3 to $V_{DD} + 0.3$ volts

Electrical Characteristics

Absolute Maximum Ratings

(V_{SS} = 0 V)

Parameter	Symbol	Pins	Rating	Unit
Supply Voltage	V _{DD}		– 0.3 to 6.5	V
Input Voltage	V _{IN}		– 0.3 to V _{DD} + 0.3	
Output Voltage	V _{OUT1}		– 0.3 to V _{DD} + 0.3	
Output Current (Per 1 pin)	I _{OUT1}	P3, P6 Port	– 1.8	mA
	I _{OUT2}	P1, P2, P5, P6, P7 Port	3.2	
	I _{OUT3}	P3 Port	30	
Output Current (Total)	ΣI _{OUT2}	P1, P2, P5, P6, P7 Port	60	
	ΣI _{OUT3}	P3 Port	80	
Power Dissipation [T _{opr} = 85°C]	PD		350	mW
Soldering Temperature (time)	T _{sl}		260 (10 s)	°C
Storage Temperature	T _{stg}		– 55 to 125	
Operating Temperature	T _{opr}		– 40 to 85	

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Recommended Operating Condition

(V_{SS} = 0 V, T_{opr} = – 40 to 85°C)

Parameter	Symbol	Pins	Condition		Min	Max	Unit
Supply Voltage	V _{DD}		fc = 16 MHz	NORMAL1, 2 modes	4.5	5.5	V
				IDLE0, 1, 2 modes			
			fc = 8 MHz	NORMAL1, 2 modes	2.7		
				IDLE0, 1, 2 modes			
			fc = 4.2 MHz	NORMAL1, 2 modes	1.8		
				IDLE0, 1, 2 modes			
			fs = 32.768 kHz	SLOW1, 2 modes			
SLEEP0, 1, 2 modes							
	STOP mode						
Input High Level	V _{IH1}	Except Hysteresis input	V _{DD} ≥ 4.5 V		V _{DD} × 0.70	V _{DD}	
	V _{IH2}	Hysteresis input			V _{DD} × 0.75		
	V _{IH3}				V _{DD} < 4.5 V		V _{DD} × 0.90
Input Low Level	V _{IL1}	Except Hysteresis input	V _{DD} ≧ 4.5 V		0	V _{DD} × 0.30	
	V _{IL2}	Hysteresis input				V _{DD} × 0.25	
	V _{IL3}					V _{DD} < 4.5 V	V _{DD} × 0.10
Clock Frequency	fc	XIN, XOUT	V _{DD} = 1.8 to 5.5 V		1.0	4.2	MHz
			V _{DD} = 2.7 to 5.5 V			8.0	
			V _{DD} = 4.5 to 5.5 V			16.0	
	fs	XTIN, XTOUT			30.0	34.0	kHz

Note: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

DC Characteristics

(V_{SS} = 0 V, T_{opr} = – 40 to 85°C)

Parameter	Symbol	Pins	Condition	Min	Typ.	Max	Unit
Hysteresis Voltage	V _{HS}	Hysteresis input		–	0.9	–	V
Input Current	I _{IN1}	TEST	V _{DD} = 5.5 V, V _{IN} = 5.5 V/0 V	–	–	± 2	μA
	I _{IN2}	Sink Open Drain, Tri-state					
	I _{IN3}	RESET, STOP					
Input Resistance	R _{IN1}	TEST Pull-Down		–	70	–	kΩ
	R _{IN2}	RESET Pull-Up		100	220	450	
Output Leakage Current	I _{LO}	Sink Open Drain, Tri-state	V _{DD} = 5.5 V, V _{OUT} = 5.5 V/0 V	–	–	± 2	μA
Output High Voltage	V _{OH2}	C-MOS, Tri-st Port	V _{DD} = 4.5 V, I _{OH} = – 0.7 mA	4.1	–	–	V
Output Low Voltage	V _{OL}	Except XOUT and P3 Port	V _{DD} = 4.5 V, I _{OL} = 1.6mA	–	–	0.4	
Output Low Current	I _{OL}	High Current Port (P3 Port)	V _{DD} = 4.5 V, V _{OL} = 1.0 V	–	20	–	mA
Supply Current in NORMAL 1, 2 modes	I _{DD}		V _{DD} = 5.5 V V _{IN} = 5.3/0.2 V f _c = 16 MHz f _s = 32.768 kHz	–	7.5	9	
Supply Current in IDLE 0, 1, 2 modes				–	5.5	6.5	μA
Supply Current in SLOW 1 mode			V _{DD} = 3.0 V V _{IN} = 2.8 V/0.2 V f _s = 32.768 kHz LCD driver is not enable.	–	18	42	
Supply Current in SLEEP 1 mode				–	16	25	
Supply Current in SLEEP 0 mode				–	12	20	
Supply Current in STOP mode			V _{DD} = 5.5 V V _{IN} = 5.3 V/0.2 V	–	0.5	10	

Note 1: Typical values show those at T_{opr} = 25°C, V_{DD} = 5 V

Note 2: Input current (I_{IN1}, I_{IN2}): The current through pull-up or pull-down resistor is not included.

Note 3: I_{DD} does not include I_{REF} current.

Note 4: The supply currents of SLOW 2 and SLEEP 2 modes are equivalent to IDLE 0, 1, 2.

AD Conversion Characteristics

(V_{SS} = 0.0 V, 4.5 V ≤ V_{DD} ≤ 5.5 V, T_{opr} = -40 to 85°C)

Parameter	Symbol	Condition	Min	Typ.	Max	Unit
Analog Reference Voltage	V _{AREF}		A _{VDD} - 1.5	—	A _{VDD}	V
Power Supply Voltage of Analog Control Circuit	A _{VDD}		V _{DD}			
Analog Reference Voltage Range (Note 4)	△V _{AREF}		3.0	—	—	
Analog Input Voltage	V _{AIN}		V _{SS}	—	V _{AREF}	
Power Supply Current of Analog Reference Voltage	I _{REF}	V _{DD} = A _{VDD} = V _{AREF} = 5.5 V V _{SS} = 0.0 V	—	0.6	1.0	mA
Non linearity Error		V _{DD} = A _{VDD} = 5.0 V, V _{SS} = 0.0 V V _{AREF} = 5.0 V	—	—	± 1	LSB
Zero Point Error			—	—	± 1	
Full Scale Error			—	—	± 1	
Total Error			—	—	± 2	

(V_{SS} = 0.0 V, 2.7 V ≤ V_{DD} < 4.5 V, T_{opr} = -40 to 85°C)

Parameter	Symbol	Condition	Min	Typ.	Max	Unit
Analog Reference Voltage	V _{AREF}		A _{VDD} - 1.5	—	A _{VDD}	V
Power Supply Voltage of Analog Control Circuit	A _{VDD}		V _{DD}			
Analog Reference Voltage Range (Note 4)	△V _{AREF}		2.5	—	—	
Analog Input Voltage	V _{AIN}		V _{SS}	—	V _{AREF}	
Power Supply Current of Analog Reference Voltage	I _{REF}	V _{DD} = A _{VDD} = V _{AREF} = 4.5 V V _{SS} = 0.0 V	—	0.5	0.8	mA
Non linearity Error		V _{DD} = A _{VDD} = 2.7 V, V _{SS} = 0.0 V V _{AREF} = 2.7 V	—	—	± 1	LSB
Zero Point Error			—	—	± 1	
Full Scale Error			—	—	± 1	
Total Error			—	—	± 2	

(V_{SS} = 0.0 V, 2.0 V ≤ V_{DD} < 2.7 V, T_{opr} = -40 to 85°C) Note 5(V_{SS} = 0.0 V, 1.8 V ≤ V_{DD} < 2.0 V, T_{opr} = -10 to 85°C) Note 5

Parameter	Symbol	Condition	Min	Typ.	Max	Unit
Analog Reference Voltage	V _{AREF}		A _{VDD} - 0.9	—	A _{VDD}	V
Power Supply Voltage of Analog Control Circuit	A _{VDD}		V _{DD}			
Analog Reference Voltage Range (Note 4)	ΔV _{AREF}	1.8 V ≤ V _{DD} < 2.0 V	1.8	—	—	
		2.0 V ≤ V _{DD} < 2.7 V	2.0	—	—	
Analog Input Voltage	V _{AIN}		V _{SS}	—	V _{AREF}	
Power Supply Current of Analog Reference Voltage	I _{REF}	V _{DD} = A _{VDD} = V _{AREF} = 2.7 V V _{SS} = 0.0 V	—	0.3	0.5	mA
Non linearity Error		V _{DD} = A _{VDD} = 1.8 V, V _{SS} = 0.0 V V _{AREF} = 1.8 V	—	—	± 2	LSB
Zero Point Error			—	—	± 2	
Full Scale Error			—	—	± 2	
Total Error			—	—	± 4	

Note 1: The total error includes all errors except a quantization error, and is defined as a maximum deviation from the ideal conversion line.

Note 2: Conversion time is different in recommended value by power supply voltage.

About conversion time, please refer to "2.10.2 Register Configuration".

Note 3: Please use input voltage to AIN input Pin in limit of V_{AREF} - V_{SS}.

When voltage of range outside is input, conversion value becomes unsettled and gives affect to other channel conversion value.

Note 4: Analog Reference Voltage Range: ΔV_{AREF} = V_{AREF} - V_{SS}

Note 5: When AD is used with V_{DD} < 2.7 V, the guaranteed temperature range varies with the operating voltage.

Note 6: The A_{VDD} pin should be fixed on the V_{DD} level even though AD convertor is not used.

AC Characteristics

(V_{SS} = 0 V, V_{DD} = 4.5 to 5.5 V, T_{opr} = – 40 to 85°C)

Parameter	Symbol	Condition	Min	Typ.	Max	Unit
Machine Cycle Time	tcy	NORMAL 1, 2 modes	0.25	–	4	μ s
		IDLE 1, 2 modes				
		SLOW 1, 2 modes	117.6	–	133.3	
		SLEEP 1, 2 modes				
High Level Clock Pulse Width	twcH	For external clock operation (XIN input)	–	31.25	–	ns
Low Level Clock Pulse Width	twcL	fc = 16 MHz				
High Level Clock Pulse Width	twcH	For external clock operation (XTIN input)	–	15.26	–	μ s
Low Level Clock Pulse Width	twcL	fs = 32.768 kHz				

(V_{SS} = 0 V, V_{DD} = 2.7 to 4.5 V, T_{opr} = – 40 to 85°C)

Parameter	Symbol	Condition	Min	Typ.	Max	Unit	
Machine Cycle Time	tcy	NORMAL 1, 2 modes	0.5	–	4	μ s	
		IDLE 1, 2 modes					
		SLOW 1, 2 modes	117.6	–	133.3		
		SLEEP 1, 2 modes					
High Level Clock Pulse Width	twcH	For external clock operation (XIN input)	–	62.5	–	ns	
Low Level Clock Pulse Width	twcL	fc = 8 MHz					
High Level Clock Pulse Width	twcH	For external clock operation (XTIN input)	–	15.26	–	μ s	
Low Level Clock Pulse Width	twcL	fs = 32.768 kHz					

(V_{SS} = 0 V, V_{DD} = 1.8 to 2.7 V, T_{opr} = – 40 to 85°C)

Parameter	Symbol	Condition	Min	Typ.	Max	Unit
Machine Cycle Time	tcy	NORMAL 1, 2 modes	0.95	–	4	μ s
		IDLE 1, 2 modes				
		SLOW 1, 2 modes	117.6	–	133.3	
		SLEEP 1, 2 modes				
High Level Clock Pulse Width	twcH	For external clock operation (XIN input) fc = 4.2 MHz	–	119.05	–	ns
Low Level Clock Pulse Width	twcL					
High Level Clock Pulse Width	twcH	For external clock operation (XTIN input) fs = 32.768 kHz	–	15.26	–	μ s
Low Level Clock Pulse Width	twcL					

Timer Counter 1 input (ECIN) Characteristics

(V_{SS} = 0 V, T_{opr} = – 40 to 85°C)

Parameter	Symbol	Condition		Min	Typ.	Max	Unit
TC1 input (ECIN input)	t_{TC1}	Frequency measurement mode $V_{DD} = 4.5$ to 5.5 V	Single edge count	–	–	16	MHz
			Both edge count	–	–		
		Frequency measurement mode $V_{DD} = 2.7$ to 4.5 V	Single edge count	–	–	8	
			Both edge count	–	–		
		Frequency measurement mode $V_{DD} = 1.8$ to 2.7 V	Single edge count	–	–	4.2	
			Both edge count	–	–		

Recommended Oscillating Conditions - 1 ($V_{SS} = 0\text{ V}$, $V_{DD} = 4.5\text{ V to }5.5\text{ V}$, $T_{opr} = -40\text{ to }85^{\circ}\text{C}$)

Parameter	Oscillator	Oscillation Frequency	Recommended Oscillator	Recommended Constant	
				C ₁	C ₂
High-frequency Oscillation	Ceramic Resonator	16 MHz	MURATA CSALS16M0X55-B0 CSACV16.00MXJ040	7 pF 7pF	7 pF 7pF

Recommended Oscillating Conditions - 2 ($V_{SS} = 0\text{ V}$, $V_{DD} = 2.7\text{ V to }5.5\text{ V}$, $T_{opr} = -40\text{ to }85^{\circ}\text{C}$)


Parameter	Oscillator	Oscillation Frequency	Recommended Oscillator	Recommended Constant	
				C ₁	C ₂
High-frequency Oscillation	Ceramic Resonator	8 MHz	MURATA CSTS0800MG03 CSTCC8.00MG	15 pF (built-in) 15 pF (built-in)	15 pF (built-in) 15 pF (built-in)

Recommended Oscillating Conditions - 3 ($V_{SS} = 0\text{ V}$, $V_{DD} = 2.0\text{ V to }5.5\text{ V}$, $T_{opr} = -40\text{ to }85^{\circ}\text{C}$)


Parameter	Oscillator	Oscillation Frequency	Recommended Oscillator	Recommended Constant	
				C ₁	C ₂
High-frequency Oscillation	Ceramic Resonator	4.19 MHz	MURATA CSTS0419MG06 CSTCR4M19G55-R0	47 pF (built-in) 39 pF (built-in)	47 pF (built-in) 39 pF (built-in)

Recommended Oscillating Conditions - 4 ($V_{SS} = 0\text{ V}$, $V_{DD} = 1.8\text{ V to }5.5\text{ V}$, $T_{opr} = -40\text{ to }85^{\circ}\text{C}$)

Parameter	Oscillator	Oscillation Frequency	Recommended Oscillator	Recommended Constant	
				C ₁	C ₂
High-frequency Oscillation	Ceramic Resonator	4.19 MHz	MURATA CSA4.19MG-951	30 pF	30 pF



(1) High-frequency Oscillation



(2) Low-frequency Oscillation

Note 1: An electrical shield by metal shield plate on the surface of IC package is recommended in order to protect the device from the high electric field stress applied from CRT (Cathodic Ray Tube) for continuous reliable operation.

Note 2: The product numbers and specifications of the resonators by Murata Manufacturing Co., Ltd. are subject to change.

For up-to-date information, please refer to the following URL;

<http://www.murata.co.jp/search/index.html>