

- State-of-the-Art Advanced BiCMOS Technology (ABT) Widebus™ Design for 2.5-V and 3.3-V Operation and Low Static-Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 2.3-V to 3.6-V  $V_{CC}$ )
- Typical  $V_{OLP}$  (Output Ground Bounce) <0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- High Drive (-32/64 mA at 3.3-V  $V_{CC}$ )
- $I_{off}$  and Power-Up 3-State Support Hot Insertion
- Use Bus Hold on Data Inputs in Place of External Pullup/Pulldown Resistors to Prevent the Bus From Floating
- Flow-Through Architecture Facilitates Printed Circuit Board Layout
- Distributed  $V_{CC}$  and GND Pins Minimize High-Speed Switching Noise
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

### description

The 'ALVTH16245 devices are 16-bit (dual-octal) noninverting 3-state transceivers designed for 2.5-V or 3.3-V  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so that the buses are effectively isolated.

These devices are fully specified for hot-insertion applications using  $I_{off}$  and power-up 3-state. The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When  $V_{CC}$  is between 0 and 1.2 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.2 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

SN54ALVTH16245 . . . WD PACKAGE  
SN74ALVTH16245 . . . DGG, DGV, OR DL PACKAGE  
(TOP VIEW)

1DIR	1	48	1 $\overline{OE}$
1B1	2	47	1A1
1B2	3	46	1A2
GND	4	45	GND
1B3	5	44	1A3
1B4	6	43	1A4
$V_{CC}$	7	42	$V_{CC}$
1B5	8	41	1A5
1B6	9	40	1A6
GND	10	39	GND
1B7	11	38	1A7
1B8	12	37	1A8
2B1	13	36	2A1
2B2	14	35	2A2
GND	15	34	GND
2B3	16	33	2A3
2B4	17	32	2A4
$V_{CC}$	18	31	$V_{CC}$
2B5	19	30	2A5
2B6	20	29	2A6
GND	21	28	GND
2B7	22	27	2A7
2B8	23	26	2A8
2DIR	24	25	2 $\overline{OE}$



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2002, Texas Instruments Incorporated

**SN54ALVTH16245, SN74ALVTH16245  
2.5-V/3.3-V 16-BIT BUS TRANSCEIVERS  
WITH 3-STATE OUTPUTS**

SCES066G – JUNE 1996 – REVISED APRIL 2002

**SN74ALVTH16245 . . . GQL PACKAGE  
(TOP VIEW)**



**terminal assignments**

	1	2	3	4	5	6
A	1DIR	NC	NC	NC	NC	1OE
B	1B2	1B1	GND	GND	1A1	1A2
C	1B4	1B3	V <sub>CC</sub>	V <sub>CC</sub>	1A3	1A4
D	1B6	1B5	GND	GND	1A5	1A6
E	1B8	1B7			1A7	1A8
F	2B1	2B2			2A2	2A1
G	2B3	2B4	GND	GND	2A4	2A3
H	2B5	2B6	V <sub>CC</sub>	V <sub>CC</sub>	2A6	2A5
J	2B7	2B8	GND	GND	2A8	2A7
K	2DIR	NC	NC	NC	NC	2OE

NC – No internal connection

**ORDERING INFORMATION**



TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	SSOP – DL	Tape and reel	SN74ALVTH16245DLR	ALVTH16245
	TSSOP – DGG	Tape and reel	SN74ALVTH16245GR	ALVTH16245
	TVSOP – DGV	Tape and reel	SN74ALVTH16245VR	VT245
	VFBGA – GQL	Tape and reel	SN74ALVTH16245QR	
–55°C to 125°C	CFP – WD	Tube	SNJ54ALVTH16245WD	SNJ54ALVTH16245WD

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

**FUNCTION TABLE  
(each 8-bit section)**

INPUTS		OPERATION
OE	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

## logic diagram (positive logic)



Pin numbers shown are for the DGG, DGV, DL, and WD packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$	.....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1)	.....	-0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, $V_O$ (see Note 1)	.....	-0.5 V to 7 V
Output current in the low state, $I_O$ : SN54ALVTH16245	.....	96 mA
	SN74ALVTH16245	128 mA
Output current in the high state, $I_O$ : SN54ALVTH16245	.....	-48 mA
	SN74ALVTH16245	-64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	.....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	.....	-50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DGG package	.....	70°C/W
	DGV package	58°C/W
	DL package	63°C/W
	GQL package	42°C/W
Storage temperature range, $T_{Stg}$	.....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.

**SN54ALVTH16245, SN74ALVTH16245  
2.5-V/3.3-V 16-BIT BUS TRANSCEIVERS  
WITH 3-STATE OUTPUTS**

SCES066G – JUNE 1996 – REVISED APRIL 2002

**recommended operating conditions,  $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$  (see Note 3)**

		SN54ALVTH16245			SN74ALVTH16245			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
$V_{CC}$	Supply voltage	2.3	2.7		2.3	2.7		V
$V_{IH}$	High-level input voltage	1.7			1.7			V
$V_{IL}$	Low-level input voltage		0.7			0.7		V
$V_I$	Input voltage	0	$V_{CC}$	5.5	0	$V_{CC}$	5.5	V
$I_{OH}$	High-level output current			-6			-8	mA
$I_{OL}$	Low-level output current			6			8	mA
	Low-level output current; current duty cycle $\leq 50\%$ ; $f \geq 1 \text{ kHz}$			18			24	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10			10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200			200			$\mu\text{s}/\text{V}$
$T_A$	Operating free-air temperature	-55	125		-40	85		$^{\circ}\text{C}$

NOTE 3: All unused control inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

**recommended operating conditions,  $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (see Note 3)**

		SN54ALVTH16245			SN74ALVTH16245			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
$V_{CC}$	Supply voltage	3	3.6		3	3.6		V
$V_{IH}$	High-level input voltage	2			2			V
$V_{IL}$	Low-level input voltage		0.8			0.8		V
$V_I$	Input voltage	0	$V_{CC}$	5.5	0	$V_{CC}$	5.5	V
$I_{OH}$	High-level output current			-24			-32	mA
$I_{OL}$	Low-level output current			24			32	mA
	Low-level output current; current duty cycle $\leq 50\%$ ; $f \geq 1 \text{ kHz}$			48			64	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10			10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200			200			$\mu\text{s}/\text{V}$
$T_A$	Operating free-air temperature	-55	125		-40	85		$^{\circ}\text{C}$

NOTE 3: All unused control inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ALVTH16245, SN74ALVTH16245  
2.5-V/3.3-V 16-BIT BUS TRANSCEIVERS  
WITH 3-STATE OUTPUTS**

SCES066G – JUNE 1996 – REVISED APRIL 2002

**electrical characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$  (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	SN54ALVTH16245			SN74ALVTH16245			UNIT
		MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	
$V_{IK}$	$V_{CC} = 2.3 \text{ V}$ , $I_I = -18 \text{ mA}$			-1.2			-1.2	V
$V_{OH}$	$V_{CC} = 2.3 \text{ V}$ to $2.7 \text{ V}$ , $I_{OH} = -100 \mu\text{A}$	$V_{CC} - 0.2$			$V_{CC} - 0.2$			V
	$V_{CC} = 2.3 \text{ V}$ , $I_{OH} = -6 \text{ mA}$	1.8					1.8	
$V_{OL}$	$V_{CC} = 2.3 \text{ V}$ to $2.7 \text{ V}$ , $I_{OL} = 100 \mu\text{A}$			0.2			0.2	V
	$V_{CC} = 2.3 \text{ V}$	$I_{OL} = 6 \text{ mA}$		0.4				
		$I_{OL} = 8 \text{ mA}$					0.4	
		$I_{OL} = 18 \text{ mA}$		0.5				
		$I_{OL} = 24 \text{ mA}$					0.5	
$I_I$	Control inputs	$V_{CC} = 2.7 \text{ V}$ , $V_I = V_{CC}$ or GND		$\pm 1$			$\pm 1$	$\mu\text{A}$
	A or B ports	$V_{CC} = 0$ or $2.7 \text{ V}$ , $V_I = 5.5 \text{ V}$		10			10	
		$V_{CC} = 2.7 \text{ V}$	$V_I = 5.5 \text{ V}$	20			20	
			$V_I = V_{CC}$	1			1	
			$V_I = 0$	-5			-5	
$I_{off}$	$V_{CC} = 0$ , $V_I$ or $V_O = 0$ to $4.5 \text{ V}$						$\pm 100$	$\mu\text{A}$
$I_{BHL}^{\ddagger}$	$V_{CC} = 2.3 \text{ V}$ , $V_I = 0.7 \text{ V}$		115				115	$\mu\text{A}$
$I_{BHH}^{\$}$	$V_{CC} = 2.3 \text{ V}$ , $V_I = 1.7 \text{ V}$		-10				-10	$\mu\text{A}$
$I_{BHLO}^{\parallel}$	$V_{CC} = 2.7 \text{ V}$ , $V_I = 0$ to $V_{CC}$		300				300	$\mu\text{A}$
$I_{BHHO}^{\#}$	$V_{CC} = 2.7 \text{ V}$ , $V_I = 0$ to $V_{CC}$		-300				-300	$\mu\text{A}$
$I_{EX}^{\parallel}$	$V_{CC} = 2.3 \text{ V}$ , $V_O = 5.5 \text{ V}$			125			125	$\mu\text{A}$
$I_{OZ(PU/PD)}^{\star}$	$V_{CC} \leq 1.2 \text{ V}$ , $V_O = 0.5 \text{ V}$ to $V_{CC}$ , $V_I = \text{GND}$ or $V_{CC}$ , $\text{OE}$ = don't care			$\pm 100$			$\pm 100$	$\mu\text{A}$
$I_{CC}$	$V_{CC} = 2.7 \text{ V}$ , $I_O = 0$ , $V_I = V_{CC}$ or GND	Outputs high	0.04	0.1	0.04	0.1		mA
		Outputs low	2.3	4.5	2.3	4.5		
		Outputs disabled	0.04	0.1	0.04	0.1		
$C_I$	$V_{CC} = 2.5 \text{ V}$ , $V_I = 2.5 \text{ V}$ or 0		3.5		3.5			pF
$C_{IO}$	$V_{CC} = 2.5 \text{ V}$ , $V_O = 2.5 \text{ V}$ or 0		8		8			pF

<sup>†</sup> All typical values are at  $V_{CC} = 2.5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

<sup>‡</sup> The bus-hold circuit can sink at least the minimum low sustaining current at  $V_{IL}$  max.  $I_{BHL}$  should be measured after lowering  $V_{IN}$  to GND and then raising it to  $V_{IL}$  max.

<sup>§</sup> The bus-hold circuit can source at least the minimum high sustaining current at  $V_{IH}$  min.  $I_{BHH}$  should be measured after raising  $V_{IN}$  to  $V_{CC}$  and then lowering it to  $V_{IH}$  min.

<sup>¶</sup> An external driver must source at least  $I_{BHLO}$  to switch this node from low to high.

<sup>#</sup> An external driver must sink at least  $I_{BHHO}$  to switch this node from high to low.

<sup>||</sup> Current into an output in the high state when  $V_O > V_{CC}$

<sup>\*</sup> High-impedance state during power up or power down

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ALVTH16245, SN74ALVTH16245  
2.5-V/3.3-V 16-BIT BUS TRANSCEIVERS  
WITH 3-STATE OUTPUTS**

SCES066G – JUNE 1996 – REVISED APRIL 2002

**electrical characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	SN54ALVTH16245			SN74ALVTH16245			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
$V_{IK}$	$V_{CC} = 3 \text{ V}$ , $I_I = -18 \text{ mA}$			-1.2			-1.2	V
$V_{OH}$	$V_{CC} = 3 \text{ V}$ to $3.6 \text{ V}$ , $I_{OH} = -100 \mu\text{A}$	$V_{CC} - 0.2$			$V_{CC} - 0.2$			V
	$V_{CC} = 3 \text{ V}$ , $I_{OH} = -24 \text{ mA}$	2						
	$V_{CC} = 3 \text{ V}$ , $I_{OH} = -32 \text{ mA}$				2			
$V_{OL}$	$V_{CC} = 3 \text{ V}$ to $3.6 \text{ V}$ , $I_{OL} = 100 \mu\text{A}$			0.2			0.2	V
	$V_{CC} = 3 \text{ V}$	$I_{OL} = 16 \text{ mA}$					0.4	
		$I_{OL} = 24 \text{ mA}$		0.5				
		$I_{OL} = 32 \text{ mA}$					0.5	
		$I_{OL} = 48 \text{ mA}$		0.55				
		$I_{OL} = 64 \text{ mA}$					0.55	
$I_I$	Control inputs	$V_{CC} = 3.6 \text{ V}$ , $V_I = V_{CC}$ or GND			$\pm 1$		$\pm 1$	$\mu\text{A}$
		$V_{CC} = 0$ or $3.6 \text{ V}$ , $V_I = 5.5 \text{ V}$			10		10	
	A or B ports	$V_{CC} = 3.6 \text{ V}$	$V_I = 5.5 \text{ V}$		20		20	
			$V_I = V_{CC}$		1		1	
			$V_I = 0$		-5		-5	
$I_{off}$	$V_{CC} = 0$ , $V_I$ or $V_O = 0$ to $4.5 \text{ V}$						$\pm 100$	$\mu\text{A}$
$I_{BHL}^{\ddagger}$	$V_{CC} = 3 \text{ V}$ , $V_I = 0.8 \text{ V}$		75		75			$\mu\text{A}$
$I_{BHH}^{\$}$	$V_{CC} = 3 \text{ V}$ , $V_I = 2 \text{ V}$		-75		-75			$\mu\text{A}$
$I_{BHLO}^{\ \}$	$V_{CC} = 3.6 \text{ V}$ , $V_I = 0$ to $V_{CC}$		500		500			$\mu\text{A}$
$I_{BHHO}^{\#}$	$V_{CC} = 3.6 \text{ V}$ , $V_I = 0$ to $V_{CC}$		-500		-500			$\mu\text{A}$
$I_{EX}^{\ \ }$	$V_{CC} = 3 \text{ V}$ , $V_O = 5.5 \text{ V}$			125		125		$\mu\text{A}$
$I_{OZ(PU/PD)}^{\star}$	$V_{CC} \leq 1.2 \text{ V}$ , $V_O = 0.5 \text{ V}$ to $V_{CC}$ , $V_I = \text{GND}$ or $V_{CC}$ , $OE = \text{don't care}$			$\pm 100$		$\pm 100$		$\mu\text{A}$
$I_{CC}$	$V_{CC} = 3.6 \text{ V}$ , $I_O = 0$ , $V_I = V_{CC}$ or GND	Outputs high	0.07	0.1	0.07	0.1		mA
		Outputs low	3.2	5	3.2	5		
		Outputs disabled	0.07	0.1	0.07	0.1		
$\Delta I_{CC}^{\square}$	$V_{CC} = 3 \text{ V}$ to $3.6 \text{ V}$ , One input at $V_{CC} - 0.6 \text{ V}$ , Other inputs at $V_{CC}$ or GND			0.2		0.2		mA
$C_i$	$V_{CC} = 3.3 \text{ V}$ , $V_I = 3.3 \text{ V}$ or 0			3.5		3.5		pF
$C_{io}$	$V_{CC} = 3.3 \text{ V}$ , $V_O = 3.3 \text{ V}$ or 0			8		8		pF

† All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ The bus-hold circuit can sink at least the minimum low sustaining current at  $V_{IL}$  max.  $I_{BHL}$  should be measured after lowering  $V_{IN}$  to GND and then raising it to  $V_{IL}$  max.

§ The bus-hold circuit can source at least the minimum high sustaining current at  $V_{IH}$  min.  $I_{BHH}$  should be measured after raising  $V_{IN}$  to  $V_{CC}$  and then lowering it to  $V_{IH}$  min.

|| An external driver must source at least  $I_{BHLO}$  to switch this node from low to high.

# An external driver must sink at least  $I_{BHHO}$  to switch this node from high to low.

|| Current into an output in the high state when  $V_O > V_{CC}$

★ High-impedance state during power up or power down

□ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ALVTH16245, SN74ALVTH16245  
2.5-V/3.3-V 16-BIT BUS TRANSCEIVERS  
WITH 3-STATE OUTPUTS**

SCES066G – JUNE 1996 – REVISED APRIL 2002

**switching characteristics over recommended operating free-air temperature range,  $C_L = 30 \text{ pF}$ ,  $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$  (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54ALVTH16245		SN74ALVTH16245		UNIT
			MIN	MAX	MIN	MAX	
$t_{PLH}$	A or B	B or A	0.5	3.6	0.5	3.6	ns
$t_{PHL}$			0.5	3.4	0.5	3.4	
$t_{PZH}$	$\overline{OE}$	A or B	1.5	4.9	1.5	4.9	ns
$t_{PZL}$			1	4	1	4	
$t_{PHZ}$	$\overline{OE}$	A or B	1.5	4.9	1.5	4.9	ns
$t_{PLZ}$			1	4.2	1	4.2	

**switching characteristics over recommended operating free-air temperature range,  $C_L = 50 \text{ pF}$ ,  $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54ALVTH16245		SN74ALVTH16245		UNIT
			MIN	MAX	MIN	MAX	
$t_{PLH}$	A or B	B or A	0.5	3.1	0.5	3.1	ns
$t_{PHL}$			0.5	2.9	0.5	2.9	
$t_{PZH}$	$\overline{OE}$	A or B	1	4.2	1	4.2	ns
$t_{PZL}$			1	3.5	1	3.5	
$t_{PHZ}$	$\overline{OE}$	A or B	1.5	5.3	1.5	5.3	ns
$t_{PLZ}$			1.5	5	1.5	5	

**skew**

$t_{ps}$  (pin or transition skew),  $t_{ps} = |t_{PHL} - t_{PHL}|$

		$V_{CC} = 2.5 \text{ V}$	$V_{CC} = 3.3 \text{ V}$	UNIT
		TYP	TYP	
$t_{ps\max}$		438	118	ps

$t_{OST} = |t_{p\Phi m} - t_{p\Phi n}|$ , where  $\Phi$  is any edge transition (high to low or low to high) measured between any two outputs (m or n) within any given device (see Note 4)

		$V_{CC} = 2.5 \text{ V}$	$V_{CC} = 3.3 \text{ V}$	UNIT
		TYP	TYP	
$t_{OST}$		A-B	227	ps
		B-A	223	

NOTE 4: One output switching,  $T_A = 25^\circ\text{C}$

$t_{OSHL}/t_{OSLH}$  (common edge skew),  $t_{OSHL} = |t_{PHL\max} - t_{PHL\min}|$  (output skew for low-to-high transitions), and  $t_{OSLH} = |t_{PLH\max} - t_{PLH\min}|$  (output skew for high-to-low transitions) (see Note 4)

		$V_{CC} = 2.5 \text{ V}$	$V_{CC} = 3.3 \text{ V}$	UNIT
		TYP	TYP	
$t_{OSLH}$		A-B	210	ps
		B-A	243	
$t_{OSHL}$		A-B	207	ps
		B-A	238	

NOTE 4: One output switching,  $T_A = 25^\circ\text{C}$

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ALVTH16245, SN74ALVTH16245  
2.5-V/3.3-V 16-BIT BUS TRANSCEIVERS  
WITH 3-STATE OUTPUTS**





SCES066G – JUNE 1996 – REVISED APRIL 2002

**PARAMETER MEASUREMENT INFORMATION**



TEST	$S1$
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	2 $\times$ $V_{CC}$
$t_{PHZ}/t_{PZH}$	GND

$V_{CC}$	$C_L$	$R_L$	$V_{\Delta}$
2.5 V $\pm$ 0.2 V	30 pF	500 $\Omega$	0.15 V
3.3 V $\pm$ 0.3 V	50 pF	500 $\Omega$	0.3 V



NOTES:

- $C_L$  includes probe and jig capacitance.
- Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50\ \Omega$ ,  $t_r \leq 2\text{ ns}$ ,  $t_f \leq 2\text{ ns}$ .
- The outputs are measured one at a time with one transition per measurement.
- $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- All parameters and waveforms are not applicable to all devices.

**Figure 1. Load Circuit and Voltage Waveforms**

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
74ALVTH16245GRE4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVTH16245	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
74ALVTH16245VRG4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VT245	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
74ALVTH16245ZQLR	ACTIVE	BGA MICROSTAR JUNIOR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	VT245	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN74ALVTH16245DL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVTH16245	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN74ALVTH16245DLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVTH16245	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN74ALVTH16245GR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVTH16245	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN74ALVTH16245KR	OBsolete	BGA MICROSTAR JUNIOR	GQL	56		TBD	Call TI	Call TI	-40 to 85		
SN74ALVTH16245VR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VT245	<span style="background-color: red; color: white; padding: 2px;">Samples</span>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


---

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**
**REEL DIMENSIONS**

**TAPE DIMENSIONS**


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74ALVTH16245ZQLR	BGA MICROSTAR JUNIOR	ZQL	56	1000	330.0	16.4	4.8	7.3	1.5	8.0	16.0	Q1
SN74ALVTH16245DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1
SN74ALVTH16245GR	TSSOP	DGG	48	2000	330.0	24.4	8.6	15.8	1.8	12.0	24.0	Q1
SN74ALVTH16245VR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1


**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74ALVTH16245ZQLR	BGA MICROSTAR JUNIOR	ZQL	56	1000	333.2	345.9	28.6
SN74ALVTH16245DLR	SSOP	DL	48	1000	367.0	367.0	55.0
SN74ALVTH16245GR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74ALVTH16245VR	TVSOP	DGV	48	2000	367.0	367.0	38.0

ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



4204437-3/H 11/11


NOTES:

- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- This drawing is subject to change without notice.
- Falls within JEDEC MO-285 variation BA-2.
- This package is Pb-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).

## DGV (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE


24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.  
 D. Falls within JEDEC: 24/48 Pins – MO-153  
 14/16/20/56 Pins – MO-194

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



4040048-3/F 05/13


NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0.15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.

## GQL (R-PBGA-N56)

## PLASTIC BALL GRID ARRAY



4200583-3/K 06/2007


NOTES:

- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- This drawing is subject to change without notice.
- Falls within JEDEC MO-285 variation BA-2.
- This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.

DGG (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-153

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products	Applications
Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Applications Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>
	<b>TI E2E Community</b>
	<a href="http://e2e.ti.com">e2e.ti.com</a>