

www.ti.com


Speed Wideband, Single-Supply OPERATIONAL AMPLIFIERS

FEATURES

- HIGH BANDWIDTH: 150MHz (G = +2)
- +3V TO +10V SUPPLY OPERATION
- ZERO POWER DISABLE (OPA635)
- INPUT RANGE INCLUDES GROUND
- 4.8V OUTPUT SWING ON +5V SUPPLY
- HIGH OUTPUT CURRENT: 80mA
- HIGH SLEW RATE: 250V/μs
- LOW INPUT VOLTAGE NOISE: 5.6nV/√HZ
- AVAILABLE IN SOT23 PACKAGE

APPLICATIONS

- SINGLE-SUPPLY ADC INPUT BUFFERS
- SINGLE SUPPLY VIDEO LINE DRIVERS
- WIRELESS LAN IF AMPLIFIERS
- CCD IMAGING CHANNELS
- LOW-POWER ULTRASOUND



DESCRIPTION

The OPA634 and OPA635 are low-power, voltage-feedback, high-speed amplifiers designed to operate on +3V or +5V single-supply voltages. Operation on ±5V or +10V supplies is also supported. The input range extends below ground and to within 1.2V of the positive supply. Using complementary common-emitter outputs provides an output swing to within 30mV of ground and 140mV of positive supply. The high output drive current, low differential gain and phase errors make them ideal for single-supply composite video line driving.

Low-distortion operation is ensured by the high gain bandwidth product (140MHz) and slew rate (250V/µs). This makes the OPA634 and OPA635 ideal input buffer stages to 3V and 5V CMOS converters. Unlike other low-power, single-supply operational amplifiers, distortion performance improves as the signal swing is decreased.

A low 5.6nV input voltage noise supports wide dynamic range operation. Multiplexing or system power reduction can be achieved using the high-speed disable line with the OPA635. Power dissipation can be reduced to zero by taking the disable line HIGH.

The OPA634 and OPA635 are available in an industry standard SO-8 package. The OPA634 is also available in an ultra-small SOT23-5 package, while the OPA635 is available in the SOT23-6. Where lower supply current and speed are required, consider the OPA631 and OPA632.

RELATED PRODUCTS

DESCRIPTION	SINGLES	DUALS
Medium Speed, No Disable	OPA631	OPA2631
With Disable	OPA632	—
High Speed, No Disable	OPA634	OPA2634
With Disable	OPA635	—



SPECIFICATIONS: $V_S = +5V$

At T_A = 25°C, G = +2, R_F = 750 Ω , and R_L = 150 Ω to $V_S/2$, unless otherwise noted (see Figure 1).

		OPA634U, N OPA635U, N						
	TYP GUARANTEED		1					
PARAMETER	CONDITIONS	+25°C	+25°C	0°C to 70°C	-40°C to +85°C	UNITS	MIN/ MAX	TEST LEVEL ⁽¹⁾
AC PERFORMANCE (Figure 1)								
Small-Signal Bandwidth	$G = +2, V_O \le 0.5Vp-p$	150	100	84	78	MHz	min	В
	$G = +5, V_O \le 0.5Vp-p$	36	24	20	18	MHz	min	В
Gain Bandwidth Product	$G = +10, V_O \le 0.5Vp-p$ $G \ge +10$	16 140	11 100	10 82	8 75	MHz MHz	min min	B B
Peaking at a Gain of +1	$V_{O} \le 0.5 \text{Vp-p}$	5	_	_		dB	typ	C
Slew Rate	G = +2, 2V Step	250	170	125	115	V/µs	min	В
Rise Time	0.5V Step	2.4	3.4	4.7	5.2	ns	max	В
Fall Time	0.5V Step	2.4	3.5	4.5	4.8	ns	max	В
Settling Time to 0.1%	G = +2, 1V Step	15	19	22	23	ns	max	В
Spurious Free Dynamic Range	$V_O = 2Vp-p, f = 5MHz$ f > 1MHz	63	56	51	50	dBc nV/√Hz	min	B B
Input Voltage Noise Input Current Noise	f > 1MHz	5.6 2.8	6.2 3.8	7.3 4.2	7.7 5	pA/√Hz	max max	В
NTSC Differential Gain	1 > 1101112	0.10	J.0 —	— —	_	%	typ	C
NTSC Differential Phase		0.16	_	_	_	degrees	typ	c
DC PERFORMANCE								
Open-Loop Voltage Gain		66	63	60	53	dB	min	Α
Input Offset Voltage		3	7	8	10	mV	max	Α
Average Offset Voltage Drift	.,	_		_	4.6	μV/°C	max	В
Input Bias Current	$V_{CM} = 2.0V$ $V_{CM} = 2.0V$	25	47 2.25	57	84	μΑ	max	A
Input Offset Current Input Offset Current Drift	V _{CM} = 2.0V	0.6	2.25 —	2.6	4.5 15	μA nA/°C	max max	A B
INPUT					10	1,,,,	max	
Least Positive Input Voltage		-0.24	-0.1	-0.05	-0.01	V	max	В
Most Positive Input Voltage		3.8	3.5	3.45	3.4	v	min	Ā
Common-Mode Rejection (CMRR)	Input Referred	78	73	71	63	dB	min	Α
Input Impedance	·							
Differential-Mode		10 2.1	_	_	_	kΩ pF	typ	С
Common-Mode		400 1.2		_	_	kΩ pF	typ	С
OUTPUT	B 4104 0514	0.00	0.07	0.00	0.00	.,		١,
Least Positive Output Voltage	$R_L = 1k\Omega$ to 2.5V $R_L = 150\Omega$ to 2.5V	0.03 0.1	0.07 0.14	0.08 0.15	0.09 0.22	V V	max	A A
Most Positive Output Voltage	$R_L = 15002 \text{ to } 2.5 \text{ V}$ $R_L = 1 \text{ k}\Omega \text{ to } 2.5 \text{ V}$	4.86	4.8	4.75	4.7	l v	max min	A
wost i ositive output voltage	$R_1 = 150\Omega \text{ to } 2.5V$	4.65	4.55	4.75	4.4	v	min	A
Current Output, Sourcing		80	50	45	20	mA	min	Α
Current Output, Sinking		100	73	59	18	mA	min	Α
Short-Circuit Current (output shorted to		100	_	_	_	mA	typ	С
Closed-Loop Output Impedance	G = +2, f ≤ 100kHz	0.2	1	_	_	Ω	typ	С
DISABLE (OPA635 only)						l		١.
On Voltage (device enabled Low)		1.0	1.0	1.0	1.0	V	max	A
Off Voltage (device disabled High) On Disable Current (DIS pin)		4.0 70	4.1 110	4.2 120	4.3 120	V μA	min max	A A
Off Disable Current (DIS pin)		0	_			μΑ	typ	Ĉ
Disabled Quiescent Current		0	30	40	50	μΑ	max	Ä
Disable Time		100	_	_	_	ns	typ	С
Enable Time		60	_	_	_	ns	typ	С
Off Isolation	f = 5MHz, Input to Output	70	_	_	_	dB	typ	С
POWER SUPPLY			0 -] ,,		_
Minimum Operating Voltage			2.7	2.7	2.7	V	min	В
Maximum Operating Voltage Maximum Quiescent Current		— 12	10.5 12.7	10.5 13.2	10.5 13.5	V mA	max max	A A
Minimum Quiescent Current			11.3	9.75	8.5	mA	min	A
Power Supply Rejection Ratio (PSRR)	Input Referred	12 55	52	50	49	dB	min	A
THERMAL CHARACTERISTICS								
Specification: U, N		-40 to +85				°C	typ	С
Thermal Resistance	I			I		I	I	
U SO-8 N SOT23-5, SOT23-6		125 150				°C/W °C/W	typ typ	C C

NOTE: (1) Test Levels: (A) 100% tested at 25°C. Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.



SPECIFICATIONS: $V_S = +3V$


At T_A = 25°C, G = +2 and R_L = 150 Ω to V_S /2, unless otherwise noted (see Figure 2).

			OPA634U, N OPA635U, N					
		TYP	TYP GUAR		ARANTEED			
PARAMETER	CONDITIONS	+25°C	+25°C	0°C to 70°C	–40°C to +85°C	UNITS	MIN/ MAX	TEST LEVEL ⁽¹⁾
AC PERFORMANCE (Figure 2)								
Small-Signal Bandwidth	$G = +2, V_O \le 0.5Vp-p$	110	77	65	58	MHz	min	В
	$G = +5, V_0 \le 0.5Vp-p$	39 16	24 12	20 10	19 8	MHz MHz	min	B B
Gain Bandwidth Product	$G = +10, V_0 \le 0.5Vp-p$ $G \ge +10$	150	100	85	80	MHz	min min	В
Peaking at a Gain of +1	$V_{O} \le 0.5 \text{Vp-p}$	5	_	_	_	dB	typ	c
Slew Rate	1V Step	215	160	123	82	V/μs	min	В
Rise Time	0.5V Step	2.8	4.3	4.5	6.3	ns	max	В
Fall Time	0.5V Step	3.0	4.4	4.6	6.0	ns	max	В
Settling Time to 0.1% Spurious Free Dynamic Range	1V Step $V_O = 1Vp-p, f = 5MHz$	14 65	30 56	32 52	38 47	ns dBc	max min	B B
Input Voltage Noise	f > 1MHz	5.6	6.2	7.3	7.7	nV/√Hz	max	В
Input Current Noise	f > 1MHz	2.8	3.7	4.2	4.4	pA/√Hz	max	В
DC PERFORMANCE								
Open-Loop Voltage Gain		67	61	57	53	dB	min	Α
Input Offset Voltage		1.5	4	5	6	mV	max	A
Average Offset Voltage Drift Input Bias Current	V - 1.0V		— 45		46 64	μV/°C	max max	B A
Input Offset Current	$V_{CM} = 1.0V$ $V_{CM} = 1.0V$	0.6	2	2.3	4	μA μA	max	A
Input Offset Current Drift	CM	_	_	_	40	nA/°C	max	В
INPUT								
Least Positive Input Voltage		-0.25	-0.1	-0.05	-0.01	V	max	В
Most Positive Input Voltage		1.8	1.6	1.55	1.5	V	min	Α
Common-Mode Rejection (CMRR)	Input Referred	75	65	62	59	dB	min	A
Input Impedance Differential-Mode		10 2.1	_	_	_	kΩ p	typ	С
Common-Mode		400 1.2	_	_	_	kΩ p	typ	c
OUTPUT								
Least Positive Output Voltage	$R_L = 1k\Omega$ to 1.5V	0.035	0.043	0.045	0.06	V	max	Α
	$R_L = 150\Omega$ to 1.5V	0.06	0.16	0.19	0.43	V	max	A
Most Positive Output Voltage	$R_L = 1k\Omega$ to 1.5V $R_L = 150\Omega$ to 1.5V	2.9 2.8	2.86 2.70	2.85 2.69	2.45 2.65	V	min min	A A
Current Output, Sourcing	N _L = 13022 to 1.3V	45	35	30	12	mA	min	A
Current Output, Sinking		65	30	27	10	mA	min	A
Short Circuit Current (output shorted to	either supply)	100	_	_	_	mA	typ	С
Closed-Loop Output Impedance	Figure 2, f < 100kHz	0.2	_	_	_	Ω	typ	С
DISABLE (OPA635 only)		4.0		0.5	0.5	. ,		١,
On Voltage (device enabled Low) Off Voltage (device disabled High)		1.0 1.8	0.5 1.9	0.5 2.1	0.5 2.2	V	max min	A A
On Disable Current (DIS pin)		66	100	110	110	μA	max	A
Off Disable Current (DIS pin)		0	_	_	_	μΑ	typ	C
Disabled Quiescent Current		0	30	40	50	μA	max	Α
Disable Time		100	_	_	_	ns	typ	С
Enable Time	f FMI I loout to Output	60	_	_	_	ns	typ	C
Off Isolation	f = 5MHz, Input to Output	70		_	_	dB	typ	С
POWER SUPPLY Minimum Operating Voltage		_	2.7	2.7	2.7	V	min	В
Maximum Operating Voltage			10.5	10.5	10.5	V	max	A
Maximum Quiescent Current		10.8	11.5	11.8	12	mA	max	A
Minimum Quiescent Current			10.1	8.6	8.0	mA	min	Α
Power Supply Rejection Ratio (PSRR)	Input Referred	50	49	45	44	dB	min	Α
THERMAL CHARACTERISTICS		40.4. 0-					.	_
Specification: U, N Thermal Resistance		-40 to +85				°C	typ	С
U SO-8		125				°C/W	typ	С
N SOT23-5, SOT23-6		150				°C/W	typ	c

NOTE: (1) Test Levels: (A) 100% tested at 25°C. Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.



PIN CONFIGURATIONS



ABSOLUTE MAXIMUM RATINGS

Power Supply	See Thermal Analysis
Input Voltage Range Storage Temperature Range: P, U, N Lead Temperature (soldering, 10s) Junction Temperature (T,)	40°C to +125°C +300°C



ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.


PACKAGE/ORDERING INFORMATION


PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER ⁽¹⁾	TRANSPORT MEDIA
OPA634U OPA634N	SO-8 Surface-Mount " SOT23-5	182 " 331	-40°C to +85°C -40°C to +85°C	OPA634U " B34 "	OPA634U OPA634U/2K5 OPA634N/250 OPA634N/3K	Rails Tape and Reel Tape and Reel Tape and Reel
OPA635U OPA635N	SO-8 Surface-Mount " SOT23-6	182 " 332	-40°C to +85°C -40°C to +85°C	OPA635U " A35	OPA635U OPA635U/2K5 OPA635N/250 OPA635N/3K	Rails Tape and Reel Tape and Reel Tape and Reel


NOTE: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K5 indicates 2500 devices per reel). Ordering 3000 pieces of "OPA635N/3K" will get a single 3000-piece Tape and Reel.





TYPICAL PERFORMANCE CURVES: V_S = +5V





















TYPICAL PERFORMANCE CURVES: $V_S = +5V$ (Cont.)





















TYPICAL PERFORMANCE CURVES: V_S = +5V (Cont.)



















TYPICAL PERFORMANCE CURVES: V_S = +5V (Cont.)



















TYPICAL PERFORMANCE CURVES: $V_S = +3V$

















TYPICAL PERFORMANCE CURVES: $V_S = +3V$ (Cont.)









APPLICATIONS INFORMATION

WIDEBAND VOLTAGE FEEDBACK OPERATION

The OPA634 and OPA635 are unity-gain stable, very high-speed voltage feedback op amps designed for single supply operation (+3V to +10V). The input stage supports input voltages below ground, and to within 1.2V of the positive supply. The complementary common-emitter output stage provides an output swing to within 30mV of ground and 140mV of the positive supply. They are compensated to provide stable operation with a wide range of resistive loads. The OPA635's internal disable circuitry is designed to minimize supply current when disabled.

Figure 1 shows the AC-coupled, gain of +2 configuration used for the +5V Specifications and Typical Performance Curves. For test purposes, the input impedance is set to 50Ω with a resistor to ground. Voltage swings reported in the Specifications are taken directly at the input and output pins. For the circuit of Figure 1, the total effective load on the output at high frequencies is $150\Omega \parallel 1500\Omega$. The disable pin needs to be driven by a low impedance source, such as a CMOS inverter. The $1.50k\Omega$ resistors at the non-inverting input provide the common-mode bias voltage. Their parallel combination equals the DC resistance at the inverting input, (R_E) , minimizing the DC offset.




FIGURE 1. AC-Coupled Signal—Resistive Load to Supply Midpoint.

Figure 2 shows the DC-coupled, gain of +2 configuration used for the +3V Specifications and Typical Performance Curves. For test purposes, the input impedance is set to 50Ω with a resistor to ground. Though not strictly a "rail-to-rail" design, these parts come very close, while maintaining excellent performance. They will deliver $\approx 2.8 \text{Vp-p}$ on a single +3V supply with 70MHz bandwidth. The 374 Ω and $2.26k\Omega$ resistors at the input level-shift V_{IN} so that V_{OUT} is within the allowed output voltage range when $V_{IN}=0$. See the typical performance curves for information on driving capacitive loads.




FIGURE 2. DC-Coupled Signal—Resistive Load to Supply Midpoint.

SINGLE SUPPLY ADC CONVERTER INTERFACE

The front page shows a DC-coupled, single-supply ADC (Analog-to-Digital Converter) driver circuit. Many systems are now requiring +3V supply capability of both the ADC and its driver. The OPA635 provides excellent performance in this demanding application. Its large input and output voltage ranges, and low distortion, support converters such as the ADS900 shown in this figure. The input level-shifting circuitry was designed so that $\rm V_{IN}$ can be between 0V and 0.5V, while delivering an output voltage of 1V to 2V for the ADS900. Both the OPA635 and ADS900 have power reduction pins with the same polarity for those systems that need to conserve power.



DC LEVEL SHIFTING

Figure 3 shows a DC-coupled non-inverting amplifier that level-shifts the input up to accommodate the desired output voltage range. Given the desired signal gain (G), and the amount V_{OUT} needs to be shifted up (ΔV_{OUT}) when V_{IN} is at the center of its range, the following equations give the resistor values that produce the desired performance. Start by setting R_4 between 200Ω and $1.5k\Omega$.

$$NG = G + \Delta V_{OUT}/V_S$$

$$R_1 = R_4/G$$

$$R_2 = R_4/(NG - G)$$

$$R_3 = R_4/(NG - 1)$$

where:

$$NG = 1 + R_4/R_3$$

$$V_{OUT} = (G)V_{IN} + (NG - G)V_S$$

Make sure that V_{IN} and V_{OUT} stay within the specified input and output voltage ranges.




FIGURE 3. DC Level-Shifting Circuit.

The front page circuit is a good example of this type of application. It was designed to take V_{IN} between 0V and 0.5V, and produce V_{OUT} between 1V and 2V, when using a +3V supply. This means G=2.00, and $\Delta V_{OUT}=1.50V-G\bullet0.25V=1.00V.$ Plugging into the above equations (with $R_4=750\Omega)$ gives: NG=2.33, $R_1=375\Omega,$ $R_2=2.25k\Omega,$ and $R_3=563\Omega.$ The resistors were changed to the nearest standard values.

NON-INVERTING AMPLIFIER WITH REDUCED PEAKING

Figure 4 shows a non-inverting amplifier that reduces peaking at low gains. The resistor $R_{\rm C}$ compensates the OPA634 or OPA635 to have higher Noise Gain (NG), which reduces the AC response peaking (typically 5dB at G = +1 without $R_{\rm C}$) without changing the DC gain. $V_{\rm IN}$ needs to be a low impedance source, such as an op amp. The resistor values are low to reduce noise. Using both $R_{\rm T}$ and $R_{\rm F}$ helps minimize the impact of parasitic impedances.




FIGURE 4. Compensated Non-Inverting Amplifier.

The Noise Gain can be calculated as follows:

$$G_1 = 1 + \frac{R_F}{R_G}$$

$$G_2 = 1 + \frac{R_T + R_F / G_1}{R_C}$$

$$NG = G_1 G_2$$

A unity gain buffer can be designed by selecting $R_T=R_F=20.0\Omega$ and $R_C=40.2\Omega$ (do not use R_G). This gives a Noise Gain of 2, so its response will be similar to the Characteristics Plots with G=+2. Decreasing R_C to 20.0Ω will increase the Noise Gain to 3, which typically gives a flat frequency response, but with less bandwidth.

The circuit in Figure 1 can be redesigned to have less peaking by increasing the noise gain to 3. This is accomplished by adding $R_C = 2.55 k\Omega$ between the op amps inputs.



DESIGN-IN TOOLS

DEMONSTRATION BOARDS

Two PC boards are available to assist in the initial evaluation of circuit performance using the OPA634 and OPA635 in their three package styles. These are available free as an unpopulated PC board delivered with descriptive documentation. The summary information for these boards is shown in Table I.

PRODUCT	PACKAGE	BOARD PART NUMBER	LITERATURE REQUEST NUMBER
OPA63xU OPA63xN "	SO-8 SOT23-5 SOT23-6	DEM-OPA68xU DEM-OPA6xxN	MKT-351 MKT-348 "

TABLE I. Demo Board Summary Information.

Contact the Texas Instruments Technical Applications Support Line at 1-972-644-5580 to request any of these boards.

OPERATING SUGGESTIONS

OPTIMIZING RESISTOR VALUES

Since the OPA634 and OPA635 are voltage feedback op amps, a wide range of resistor values may be used for the feedback and gain setting resistors. The primary limits on these values are set by dynamic range (noise and distortion) and parasitic capacitance considerations. For a non-inverting unity gain follower application, the feedback connection should be made with a 20Ω resistor, not a direct short (see Figure 4 with $R_G = \infty$). This will isolate the inverting input capacitance from the output pin and improve the frequency response flatness. Usually, for G > 1 application, the feedback resistor value should be between 200Ω and $1.5k\Omega$. Below 200Ω , the feedback network will present additional output loading which can degrade the harmonic distortion performance. Above $1.5k\Omega$, the typical parasitic capacitance (approximately 0.2pF) across the feedback resistor may cause unintentional band-limiting in the amplifier response.

A good rule of thumb is to target the parallel combination of R_F and R_G (Figure 1) to be less than approximately 400 Ω . The combined impedance $R_F \parallel R_G$ interacts with the inverting input capacitance, placing an additional pole in the feedback network and thus, a zero in the forward response. Assuming a 3pF total parasitic on the inverting node, holding $R_F \parallel R_G <$ 400 Ω will keep this pole above 130 MHz. By itself, this constraint implies that the feedback resistor R_F can increase to several $k\Omega$ at high gains. This is acceptable as long as the pole formed by R_F and any parasitic capacitance appearing in parallel is kept out of the frequency range of interest.

BANDWIDTH VERSUS GAIN: NON-INVERTING OPERATION

Voltage feedback op amps exhibit decreasing closed-loop bandwidth as the signal gain is increased. In theory, this relationship is described by the Gain Bandwidth Product (GBP) shown in the specifications. Ideally, dividing GBP by the non-inverting signal gain (also called the Noise Gain, or NG) will predict the closed-loop bandwidth. In practice, this only holds true when the phase margin approaches 90°, as it does in high gain configurations. At low gains (increased feedback factors), most amplifiers will exhibit a more complex response with lower phase margin. The OPA634 and OPA635 are compensated to give a slightly peaked response in a non-inverting gain of 2 (Figure 1). This results in a typical gain of +2 bandwidth of 150MHz, far exceeding that predicted by dividing the 140MHz GBP by 2. Increasing the gain will cause the phase margin to approach 90° and the bandwidth to more closely approach the predicted value of (GBP/NG). At a gain of +10, the 16MHz bandwidth shown in the Typical Specifications is close to that predicted using the simple formula and the typical GBP.

The OPA634 and OPA635 exhibit minimal bandwidth reduction going to +3V single supply operation as compared with +5V supply. This is because the internal bias control circuitry retains nearly constant quiescent current as the total supply voltage between the supply pins is changed.

INVERTING AMPLIFIER OPERATION

Since the OPA634 and OPA635 are general-purpose, wideband voltage- feedback op amps, all of the familiar op amp application circuits are available to the designer. Figure 5 shows a typical inverting configuration where the I/O impedances and signal gain from Figure 1 are retained in an inverting circuit configuration. Inverting operation is one of the more common requirements and offers several performance benefits. The inverting configuration shows improved slew rate and distortion. It also allows the input to be biased at $V_{\rm S}/2$ without any headroom issues. The output voltage can be independently moved to be within the output voltage range with coupling capacitors, or bias adjustment resistors.




FIGURE 5. AC-Coupled, Gain of -2 Example Circuit.



In the inverting configuration, three key design consideration must be noted. The first is that the gain resistor (R_G) becomes part of the signal channel input impedance. If input impedance matching is desired (which is beneficial whenever the signal is coupled through a cable, twisted pair, long PC board trace, or other transmission line conductor), R_G may be set equal to the required termination value and R_F adjusted to give the desired gain. This is the simplest approach and results in optimum bandwidth and noise performance. However, at low inverting gains, the resultant feedback resistor value can present a significant load to the amplifier output. For an inverting gain of 2, setting R_G to 50Ω for input matching eliminates the need for R_M but requires a 100Ω feedback resistor. This has the interesting advantage of the noise gain becoming equal to 2 for a 50Ω source impedance—the same as the non-inverting circuits considered above. However, the amplifier output will now see the 100Ω feedback resistor in parallel with the external load. In general, the feedback resistor should be limited to the 200Ω to $1.5k\Omega$ range. In this case, it is preferable to increase both the R_F and R_G values, as shown in Figure 5, and then achieve the input matching impedance with a third resistor (R_M) to ground. The total input impedance becomes the parallel combination of R_G and R_M .

The second major consideration, touched on in the previous paragraph, is that the signal source impedance becomes part of the noise gain equation and hence influences the bandwidth. For the example in Figure 5, the R_M value combines in parallel with the external 50Ω source impedance (at high frequencies), yielding an effective driving impedance of $50\Omega\parallel 576\Omega=26.8\Omega.$ This impedance is added in series with R_G for calculating the noise gain. The resultant is 2.87 for Figure 5, as opposed to only 2 if R_M could be eliminated as discussed above. The bandwidth will therefore be lower for the gain of -2 circuit of Figure 5 (NG = +2.87) than for the gain of +2 circuit of Figure 1.

The third important consideration in inverting amplifier design is setting the bias current cancellation resistors on the non-inverting input (a parallel combination of $R_T = 750\Omega$). If this resistor is set equal to the total DC resistance looking out of the inverting node, the output DC error, due to the input bias currents, will be reduced to (Input Offset Current) times R_E . With the DC blocking capacitor in series with R_G , the DC source impedance looking out of the inverting mode is simply $R_F = 750\Omega$ for Figure 5. To reduce the additional high-frequency noise introduced by this resistor, and powersupply feedthrough, R_T is bypassed with a capacitor. As long as $R_T < 400\Omega$, its noise contribution will be minimal. As a minimum, the OPA634 and OPA635 require an R_T value of 50Ω to damp out parasitic-induced peaking—a direct short to ground on the non-inverting input runs the risk of a very high-frequency instability in the input stage.

OUTPUT CURRENT AND VOLTAGE

The OPA634 and OPA635 provide outstanding output voltage capability. Under no-load conditions at +25°C, the output voltage typically swings closer than 140mV to either supply rail; the guaranteed over temperature swing is within 300mV of either rail ($V_S = +5V$).

The minimum specified output voltage and current specifications over temperature are set by worst-case simulations at the cold temperature extreme. Only at cold start-up will the output current and voltage decrease to the numbers shown in the guaranteed tables. As the output transistors deliver power, their junction temperatures will increase, decreasing their V_{BE} 's (increasing the available output voltage swing) and increasing their current gains (increasing the available output current). In steady-state operation, the available output voltage and current will always be greater than that shown in the over-temperature specifications, since the output stage junction temperatures will be higher than the minimum specified operating ambient.

To maintain maximum output stage linearity, no output short-circuit protection is provided. This will not normally be a problem, since most applications include a series matching resistor at the output that will limit the internal power dissipation if the output side of this resistor is shorted to ground. However, shorting the output pin directly to the adjacent positive power-supply pin (8-pin packages) will, in most cases, destroy the amplifier. If additional short-circuit protection is required, consider a small series resistor in the power-supply leads. This will, under heavy output loads, reduce the available output voltage swing.

DRIVING CAPACITIVE LOADS

One of the most demanding and yet very common load conditions for an op amp is capacitive loading. Often, the capacitive load is the input of an ADC—including additional external capacitance which may be recommended to improve ADC linearity. A high-speed, high open-loop gain amplifier like the OPA634 and OPA635 can be very susceptible to decreased stability and closed-loop response peaking when a capacitive load is placed directly on the output pin. When the primary considerations are frequency response flatness, pulse response fidelity, and/or distortion, the simplest and most effective solution is to isolate the capacitive load from the feedback loop by inserting a series isolation resistor between the amplifier output and the capacitive load

The Typical Performance Curves show the recommended R_S versus capacitive load and the resulting frequency response at the load. Parasitic capacitive loads greater than 2pF can begin to degrade the performance of the OPA634 and OPA635. Long PC board traces, unmatched cables, and connections to multiple devices can easily exceed this value. Always consider this effect carefully, and add the recommended series resistor as close as possible to the output pin (see Board Layout Guidelines section).



The criterion for setting this R_S resistor is a maximum bandwidth, flat frequency response at the load. For a gain of +2, the frequency response at the output pin is already slightly peaked without the capacitive load, requiring relatively high values of R_S to flatten the response at the load. Increasing the noise gain will also reduce the peaking (see Figure 4).

DISTORTION PERFORMANCE

The OPA634 and OPA635 provide good distortion performance into a 150 Ω load. Relative to alternative solutions, it provides exceptional performance into lighter loads and/or operating on a single +3V supply. Generally, until the fundamental signal reaches very high frequency or power levels, the 2nd harmonic will dominate the distortion with a negligible 3rd harmonic component. Focusing then on the 2nd harmonic, increasing the load impedance improves distortion directly. Remember that the total load includes the feedback network; in the non-inverting configuration (Figure 1) this is sum of $R_F + R_G$, while in the inverting configuration, only R_F needs to be included in parallel with the actual load.

NOISE PERFORMANCE

High slew rate, unity gain stable, voltage-feedback op amps usually achieve their slew rate at the expense of a higher input noise voltage. The $5.6 \text{nV}/\sqrt{\text{Hz}}$ input voltage noise for the OPA634 and OPA635 is, however, much lower than comparable amplifiers. The input-referred voltage noise, and the two input-referred current noise terms $(2.8 \text{pA}/\sqrt{\text{Hz}})$, combine to give low output noise under a wide variety of operating conditions. Figure 6 shows the op amp noise analysis model with all the noise terms included. In this model, all noise terms are taken to be noise voltage or current density terms in either $nV/\sqrt{\text{Hz}}$ or $pA/\sqrt{\text{Hz}}$.




FIGURE 6. Noise Analysis Model.

The total output spot noise voltage can be computed as the square root of the sum of all squared output noise voltage contributors. Equation 1 shows the general form for the output noise voltage using the terms shown in Figure 6:

$${\rm E_{O}} = \sqrt{{{{\left({{{\rm E}_{N{\rm I}}}^2} + {{{\left({{{\rm I}_{BN}}{R_{\rm S}}} \right)}^2} + 4k{\rm T}{R_{\rm S}}} \right)}N{\rm G}^2} + {{{\left({{{\rm I}_{B{\rm I}}}{R_{\rm F}}} \right)}^2}} + 4k{\rm T}{R_{\rm F}}N{\rm G}}$$

Dividing this expression by the noise gain (NG = $(1 + R_F/R_G)$) will give the equivalent input-referred spot noise voltage at the non-inverting input, as shown in Equation 2:

$$E_{N} = \sqrt{E_{NI}^{2} + (I_{BN}R_{S})^{2} + 4kTR_{S} + (\frac{I_{BI}R_{F}}{NG})^{2} + \frac{4kTR_{F}}{NG}}$$

Evaluating these two equations for the circuit and component values shown in Figure 1 will give a total output spot noise voltage of $12.5 \text{nV}/\sqrt{\text{Hz}}$ and a total equivalent input spot noise voltage of $6.3 \text{nV}/\sqrt{\text{Hz}}$. This is including the noise added by the resistors. This total input-referred spot noise voltage is not much higher than the $5.6 \text{nV}/\sqrt{\text{Hz}}$ specification for the op amp voltage noise alone. This will be the case as long as the impedances appearing at each op amp input are limited to the previously recommend maximum value of 400Ω , and the input attenuation is low.

DC ACCURACY AND OFFSET CONTROL

The balanced input stage of a wideband voltage-feedback op amp allows good output DC accuracy in a wide variety of applications. The power-supply current trim for the OPA634 and OPA635 gives even tighter control than comparable products. Although the high-speed input stage does require relatively high input bias current (typically 25µA out of each input terminal), the close matching between them may be used to reduce the output DC error caused by this current. This is done by matching the DC source resistances appearing at the two inputs. Evaluating the configuration of Figure 1 (which has matched DC input resistances), using worst-case +25°C input offset voltage and current specifications, gives a worst-case output offset voltage equal to: (NG = non-inverting signal gain at DC)

$$\begin{split} & \pm (NG \, \bullet \, V_{OS(MAX)}) \, \pm \, (R_F \, \bullet \, I_{OS(MAX)}) \\ & = \pm (1 \, \bullet \, 7.0 mV) \, \pm \, (750\Omega \, \bullet \, 2.25 \mu A) \end{split}$$

 $= \pm 8.7 \text{mV}$

A fine scale output offset null, or DC operating point adjustment, is often required. Numerous techniques are available for introducing DC offset control into an op amp circuit. Most of these techniques are based on adding a DC current through the feedback resistor. In selecting an offset trim method, one key consideration is the impact on the desired signal path frequency response. If the signal path is



intended to be non-inverting, the offset control is best applied as an inverting summing signal to avoid interaction with the signal source. If the signal path is intended to be inverting, applying the offset control to the non-inverting input may be considered. Bring the DC offsetting current into the inverting input node through resistor values that are much larger than the signal path resistors. This will insure that the adjustment circuit has minimal effect on the loop gain and hence the frequency response.

DISABLE OPERATION

The OPA635 provides a disable feature that may be used either to reduce system power or to implement a simple channel multiplexing operation. To disable, the control pin must be asserted HIGH. Figure 7 shows a simplified internal circuit for the disable control feature.




FIGURE 7. Simplified Disable Control Circuit (OPA635).

In normal operation, base current to Q1 is provided through the $50k\Omega$ resistor.

One key parameter in disable operation is the output glitch when switching in and out of the disabled mode.

The transition edge rate (dv/dt) of the DIS control line will influence this glitch. Adding a simple RC filter into the DIS pin from a higher speed logic line will reduce the glitch. If extremely fast transition logic is used, a $1k\Omega$ series resistor will provide adequate bandlimiting using just the parasitic input capacitance on the DIS pin while still ensuring adequate logic level swing.

THERMAL ANALYSIS

Maximum desired junction temperature will set the maximum allowed internal power dissipation, as described below. In no case should the maximum junction temperature be allowed to exceed 175°C.

Operating junction temperature (T_J) is given by $T_A + P_D \bullet \theta_{JA}$. The total internal power dissipation (P_D) is the sum of quiescent power (P_{DO}) and additional power dissipated in the

output stage (P_{DL}) to deliver load power. Quiescent power is simply the specified no-load supply current times the total supply voltage across the part. P_{DL} will depend on the required output signal and load but would, for resistive load connected to mid-supply ($V_S/2$), be at a maximum when the output is fixed at a voltage equal to $V_S/4$ or $3V_S/4$. Under this condition, $P_{DL} = V_S^2/(16 \cdot R_L)$, where R_L includes feedback network loading.

Note that it is the power in the output stage, and not into the load, that determines internal power dissipation.

As a worst-case example, compute the maximum T_J using an OPA635 (SOT23-6 package) in the circuit of Figure 1 operating at the maximum specified ambient temperature of +85°C and driving a 150 Ω load at mid-supply.

$$P_D = 10V \cdot 13.5 \text{mA} + 5^2/(16 \cdot (150\Omega \parallel 1500\Omega)) = 144 \text{mW}$$

Maximum $T_I = +85^{\circ}\text{C} + (0.14\text{W} \cdot 150^{\circ}\text{C/W}) = 107^{\circ}\text{C}.$

Although this is still well below the specified maximum junction temperature, system reliability considerations may require lower guaranteed junction temperatures. The highest possible internal dissipation will occur if the load requires current to be forced into the output at high output voltages or sourced from the output at low output voltages. This puts a high current through a large internal voltage drop in the output transistors.

BOARD LAYOUT GUIDELINES

Achieving optimum performance with a high frequency amplifier like the OPA634 and OPA635 requires careful attention to board layout parasitics and external component types. Recommendations that will optimize performance include:

- a) Minimize parasitic capacitance to any AC ground for all of the signal I/O pins. Parasitic capacitance on the output and inverting input pins can cause instability: on the non-inverting input, it can react with the source impedance to cause unintentional bandlimiting. To reduce unwanted capacitance, a window around the signal I/O pins should be opened in all of the ground and power planes around those pins. Otherwise, ground and power planes should be unbroken elsewhere on the board.
- b) Minimize the distance (<0.25") from the power-supply pins to high frequency $0.1\mu F$ decoupling capacitors. At the device pins, the ground and power plane layout should not be in close proximity to the signal I/O pins. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. Each power-supply connection should always be decoupled with one of these capacitors. An optional supply decoupling capacitor ($0.1\mu F$) across the two power supplies (for bipolar operation) will improve 2nd-harmonic distortion performance. Larger ($2.2\mu F$ to $6.8\mu F$) decoupling capacitors, effective at lower frequency, should also be used on the main supply pins. These may be placed somewhat farther from the device and may be shared among several devices in the same area of the PC board.



- c) Careful selection and placement of external components will preserve the high-frequency performance. Resistors should be a very low reactance type. Surfacemount resistors work best and allow a tighter overall layout. Metal film or carbon composition axially-leaded resistors can also provide good high-frequency performance. Again, keep their leads and PC board traces as short as possible. Never use wirewound type resistors in a high-frequency application. Since the output pin and inverting input pin are the most sensitive to parasitic capacitance, always position the feedback and series output resistor, if any, as close as possible to the output pin. Other network components, such as non-inverting input termination resistors, should also be placed close to the package. Where double-side component mounting is allowed, place the feedback resistor directly under the package on the other side of the board between the output and inverting input pins. Even with a low parasitic capacitance shunting the external resistors, excessively high resistor values can create significant time constants that can degrade performance. Good axial metal film or surfacemount resistors have approximately 0.2pF in shunt with the resistor. For resistor values >1.5k Ω , this parasitic capacitance can add a pole and/or zero below 500MHz that can effect circuit operation. Keep resistor values as low as possible consistent with load driving considerations. The 750Ω feedback used in the typical performance specifications is a good starting point for design
- d) Connections to other wideband devices on the board may be made with short direct traces or through on-board transmission lines. For short connections, consider the trace and the input to the next device as a lumped capacitive load. Relatively wide traces (50mils to 100mils) should be used, preferably with ground and power planes opened up around them. Estimate the total capacitive load and set R_S from the typical performance curve "Recommended R_S vs Capacitive Load". Low parasitic capacitive loads (< 5pF) may not need an R_S since the OPA634 and OPA635 are nominally compensated to operate with a 2pF parasitic load. Higher parasitic capacitive loads without an R_S are allowed as the signal gain increases (increasing the unloaded phase margin) If a long trace is required, and the 6dB signal loss intrinsic to a doubly-terminated transmission line is acceptable, implement a matched impedance transmission line using microstrip or stripline techniques (consult an ECL design handbook for microstrip and stripline layout techniques). A 50Ω environment is normally not necessary on board, and in fact, a higher impedance environment will improve distortion as shown in the distortion versus load plots. With a characteristic board trace impedance defined (based on board material and trace dimensions), a matching series resistor into the trace from the output of the OPA634 and OPA635 is used as well as a terminating shunt resistor at the input of the destination device. Remember also that the terminating

impedance will be the parallel combination of the shunt resistor and the input impedance of the destination device; this total effective impedance should be set to match the trace impedance. If the 6dB attenuation of a doubly terminated transmission line is unacceptable, a long trace can be series-terminated at the source end only. Treat the trace as a capacitive load in this case and set the series resistor value as shown in the typical performance curve "Recommended R_S vs Capacitive Load". This will not preserve signal integrity as well as a doubly-terminated line. If the input impedance of the destination device is low, there will be some signal attenuation due to the voltage divider formed by the series output into the terminating impedance.

e) Socketing a high-speed part is not recommended. The additional lead length and pin-to-pin capacitance introduced by the socket can create an extremely troublesome parasitic network which can make it almost impossible to achieve a smooth, stable frequency response. Best results are obtained by soldering the OPA634 and OPA635 onto the board. If socketing for the DIP package is desired, high frequency flush mount pins (e.g., McKenzie Technology #710C) can give good results.

INPUT AND ESD PROTECTION

The OPA634 and OPA635 are is built using a very high-speed complementary bipolar process. The internal junction breakdown voltages are relatively low for these very small geometry devices. These breakdowns are reflected in the Absolute Maximum Ratings table. All device pins are protected with internal ESD protection diodes to the power supplies, as shown in Figure 8.




FIGURE 8. Internal ESD Protection.

These diodes provide moderate protection to input overdrive voltages above the supplies as well. The protection diodes can typically support 30mA continuous current. Where higher currents are possible (e.g., in systems with $\pm 15 \mathrm{V}$ supply parts driving into the OPA634 and OPA635), current-limiting series resistors should be added into the two inputs. Keep these resistor values as low as possible, since high values degrade both noise performance and frequency response.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products, www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265