

TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

TC9198P, TC9198F


PROGRAMMABLE COUNTER

TC9198P, TC9198F are high speed programmable counters developed for dividing PLL circuits and other various circuits.

FEATURES


- Setting of number of divisions can be made directly from the input terminals.
- The counter allows changing-over of swallow system / simple division.
- At simple division, changing-over of BCD code / BINARY code can be performed.
- The number of division is 262, 143 in maximum in swallow mode, and can be 5 to 65,535 at BINARY in simple division mode and can be 5 to 15,999 at BCD code.
- Owing to CMOS construction, the operating power voltage range is wide, and the power consumption is low.
- The package is DIP-24PIN for TC9198P and SOP-24PIN for TC9198F.

PIN CONNECTION



Weight


DIP24-P-300-2.54 : 1.2g (Typ.)
SOP24-P-450-1.27A : 0.48g (Typ.)



980910EBA2

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.

BLOCK DIAGRAM



PIN FUNCTION


PIN No.	SYMBOL	PIN NAME	FUNCTION AND OPERATION	NOTE
1	GND	Ground Terminal	—	—
24	V _{DD}	Power Supply Terminal		
2	P _{IN}	Programmable Counter Input	Programmable counter input terminal. Prescaler output is input by the capacitor coupling.	Amp. Circuit built in
3	PSC	Prescaler Control Output	No. of division control signal output prescaler. It becomes P in "H" level, and P + 1 in "L" level.	—
22	MODE	Counter Operation Change-over Input	Change-over input for swallow counter operation and simple counter operation. It becomes swallow counter at "L" level, or open and simple counter operation at "H" level.	Pull down resistance built in
4	D ₀	Number of Division Setting Input	Input terminal for setting number of division of programmable counter. (1) MODE (22PIN) = at "L" level <ul style="list-style-type: none">D₀~D₆→Swallow counter : AD₇~D₁₇→Programmable counter : N (2) MODE = at "H" and D ₁₇ = at "L" level <ul style="list-style-type: none">Simple counter operation in setting BINARY code.D₀~D₁₅→Programmable counter : ND₁₆→NC (3) MODE = at "H" and D ₁₇ = at "H" level <ul style="list-style-type: none">Simple counter operation in setting BCD code.D₀~D₃→N = 1~9 settingD₄~D₇→N = 10~90 settingD₈~D₁₁→N = 100~900 settingD₁₂~D₁₅→N = 1000~15000 settingD₁₆→NC	
5	D ₁			
6	D ₂			
7	D ₃			
8	D ₄			
9	D ₅			
10	D ₆			
11	D ₇			
12	D ₈			
13	D ₉			
14	D ₁₀			
15	D ₁₁			
16	D ₁₂			
17	D ₁₃			
18	D ₁₄			
19	D ₁₅			
20	D ₁₆			
21	D ₁₇			
23	P _{OUT}	Programmable Counter Output Terminal	1/N of P _{IN} input frequency is output pulse width corresponds to 4 cycles of input frequency.	—

DESCRIPTION ON FUNCTION AND OPERATION

1. Programmable counter

When the MODE INPUT (Pin 22) is set to "L" level (or opened), the programmable counter becomes swallow system.

The system consists of a 7bit swallow counter, 11bit programmable counter and a prescaler logic which change-over the number of divisions of the 2-module prescaler connected to the outside.



- Total number of divisions can be determined by the following formula

$$\text{Number of divisions} = (P + 1) \cdot A + P \cdot (N - A)$$

$$= N \cdot P + A$$

Where, $N > A$

- The prescaler used requires to be the number of divisions of $P + 1$ when the PSC terminal is in "L" level and of P when it is in "H" level.
- The input for setting the number of divisions of the programmable counter consists of 18bits, but it should be cared that it changes by the number of divisions P of the prescaler used. ($P \leq 128$)

(1) When prescaler is $P = 128$

D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	D ₈	D ₉	D ₁₀	D ₁₁	D ₁₂	D ₁₃	D ₁₄	D ₁₅	D ₁₆	D ₁₇
2 ⁰	2 ¹	2 ²	2 ³	2 ⁴	2 ⁵	2 ⁶	2 ⁷	2 ⁸	2 ⁹	2 ¹⁰	2 ¹¹	2 ¹²	2 ¹³	2 ¹⁴	2 ¹⁵	2 ¹⁶	2 ¹⁷

(*) The BINARY code D of the number of division is $16,384 \leq D \leq 262,143$, as a rule.

(2) When prescaler is $P = 64$

D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	D ₈	D ₉	D ₁₀	D ₁₁	D ₁₂	D ₁₃	D ₁₄	D ₁₅	D ₁₆	D ₁₇
2 ⁰	2 ¹	2 ²	2 ³	2 ⁴	2 ⁵	"0"	2 ⁶	2 ⁷	2 ⁸	2 ⁹	2 ¹⁰	2 ¹¹	2 ¹²	2 ¹³	2 ¹⁴	2 ¹⁵	2 ¹⁶

(*) The BINARY code D of the number of divisions is $4,096 \leq D \leq 131,071$, as a rule.

(*) D₆ (Pin 10) is used as GND or in open.

(3) When prescaler is $P = 32$

D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	D ₈	D ₉	D ₁₀	D ₁₁	D ₁₂	D ₁₃	D ₁₄	D ₁₅	D ₁₆	D ₁₇
2 ⁰	2 ¹	2 ²	2 ³	2 ⁴	"0"		2 ⁵	2 ⁶	2 ⁷	2 ⁸	2 ⁹	2 ¹⁰	2 ¹¹	2 ¹²	2 ¹³	2 ¹⁴	2 ¹⁵

(*) The BINARY code D of the number of divisions is $1,024 \leq D \leq 65,535$, as a rule.

(*) D₅ (Pin 9) and D₆ (Pin 10) are used as GND or in open.

(4) When prescaler is $P = 16$

D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	D ₈	D ₉	D ₁₀	D ₁₁	D ₁₂	D ₁₃	D ₁₄	D ₁₅	D ₁₆	D ₁₇
2 ⁰	2 ¹	2 ²	2 ³	"0"			2 ⁴	2 ⁵	2 ⁶	2 ⁷	2 ⁸	2 ⁹	2 ¹⁰	2 ¹¹	2 ¹²	2 ¹³	2 ¹⁴

(*) The BINARY code D of the number of divisions is $256 \leq D \leq 32,767$, as a rule.

(*) D₄~D₆ (Pin 8~Pin 9) are used as GND or in open.

2. Simple program counter

When the MODE INPUT (Pin 22) is set to "H" level, the simple counter system is established.

When D₁₇ (Pin 21) is made to "H" level, the system operates in BCD mode, and to "L" level, in BINARY mode.

(1) Operation in BINARY MODE : D₁₇ (Pin 21) = D₁₆ (Pin 20) = "L" level or in open

D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	D ₈	D ₉	D ₁₀	D ₁₁	D ₁₂	D ₁₃	D ₁₄	D ₁₅
2 ⁰	2 ¹	2 ²	2 ³	2 ⁴	2 ⁵	2 ⁶	2 ⁷	2 ⁸	2 ⁹	2 ¹⁰	2 ¹¹	2 ¹²	2 ¹³	2 ¹⁴	2 ¹⁵

※ The BINARY code D of number of divisions becomes $5 \leq D \leq 65,535$

(2) Operation in BCD MODE : D₁₇ (Pin 21) = "H", D₁₆ (Pin 20) = "L" level or open

D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	D ₈	D ₉	D ₁₀	D ₁₁	D ₁₂	D ₁₃	D ₁₄	D ₁₅
1	2	4	8	1	2	4	8	1	2	4	8	1	2	4	8

(*) D₀~D₃, D₄~D₇, D₈~D₁₁ set number of divisions by BCD code.

It should be cared that it does not operate when it is set $N = 10$ or more.

(*) In D₁₂~D₁₅, the number of division can be set by the BINARY code.

D₁₂~D₁₅ = 0101 (A) → $N = 10,000$

D₁₂~D₁₅ = 1101 (B) → $N = 11,000$

D₁₂~D₁₅ = 0011 (C) → $N = 12,000$

D₁₂~D₁₅ = 1011 (D) → $N = 13,000$

D₁₂~D₁₅ = 0111 (E) → $N = 14,000$

D₁₂~D₁₅ = 1111 (F) → $N = 15,000$

(*) The BCD code of the number of divisions becomes $5 \leq D \leq 15,999$


MAXIMUM RATINGS (Ta = 25°C)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Power Supply Voltage	V _{DD}	-0.3~7.0	V
Input Voltage	V _{IN}	-0.3~V _{DD} +0.3	V
Power Dissipation	P _D	300	mW
Operating Temperature	T _{opr}	-40~85	°C
Storage Temperature	T _{stg}	-65~150	°C


ELECTRICAL CHARACTERISTICS (Unless otherwise specified, Ta = -40~85°C, V_{DD} = 5.0V)





CHARACTERISTIC	SYMBOL	TEST CIRCUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Supply Voltage	V _{DD}	—	f _{IN} = 15MHz, V _{IN} = 1.0V _{p-p}	4.0	5.0	6.0	V
Operating Supply Current	I _{DD}	—		—	5.0	10	mA
Maximum Operating Frequency	f _{opr} (1)	—	V _{IN} = 1.0V _{p-p} , BINARY mode	1.0	—	15	MHz
	f _{opr} (2)	—	V _{IN} = 1.0V _{p-p} , BCD mode	1.0	—	15	
Minimum Operating Frequency	f _{MIN}	—	V _{IN} = 1.0V _{p-p} (Note 1)	—	0.5	1.0	kHz
Operating Input Amplitude	V _{IN}	—	f _{IN} = 15MHz	1.0	~	V _{DD} - 0.1	V _{p-p}
Input Voltage	"H" Level	V _{IH}	D ₀ ~D ₁₇ terminal MODE terminal	V _{DD} × 0.7	~	V _{DD}	V
	"L" Level	V _{IL}		0	~	V _{DD} × 0.3	
Pull-down Resistance	R _{DW}	—		32	47	62	kΩ
Output Current	"H" Level	I _{OH}	PSC, P _{OUT} terminal	V _{OH} = 4.0V	0.5	1.0	mA
	"L" Level	I _{OL}		V _{OL} = 1.0V	0.5	1.0	
Input Resistance	R _f	—	P _{IN} terminal	82	125	250	kΩ
Transfer Time	"H" Level	t _{pLH}	P _{IN} →PSC transfer time	—	100	200	ns
	"L" Level	t _{pHL}	C _L = 15pF (Note 2)	—	100	200	

(Note 1) At the test of the minimum operating frequency, the input waveform is specified as follows.




(Note 2) P_{IN}→PSC transfer time





OUTLINE DRAWING
DIP24-P-300-2.54


Unit : mm



Weight : 1.2g (Typ.)

OUTLINE DRAWING
SOP24-P-450-1.27A

Unit : mm



Weight : 0.48g (Typ.)