√RoHS

RF Power Field Effect Transistor

N-Channel Enhancement-Mode Lateral MOSFETs

Designed primarily for pulsed wideband large-signal output and driver applications with frequencies up to 450 MHz. Devices are unmatched and are suitable for use in industrial, medical and scientific applications.

- Typical CW Performance at 220 MHz: V_{DD} = 50 Volts, I_{DQ} = 35 mA, P_{out} = 10 Watts Power Gain — 25 dB Drain Efficiency — 64%
- Capable of Handling 10:1 VSWR, @ 50 Vdc, 220 MHz, 10 Watts CW Output Power

Features

- Integrated ESD Protection
- · Excellent Thermal Stability
- Facilitates Manual Gain Control, ALC and Modulation Techniques
- 225°C Capable Plastic Package
- RoHS Compliant

MRF6V2010N MRF6V2010NB

PREPRODUCTION

10-450 MHz, 10 W, 50 V LATERAL N-CHANNEL BROADBAND RF POWER MOSFETs



Table 1. Maximum Ratings

Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	-0.5, +110	Vdc
Gate-Source Voltage	V _{GS}	-0.5, +10	Vdc
Storage Temperature Range	T _{stg}	- 65 to +150	°C
Operating Junction Temperature (1,2)	TJ	225	°C

Table 2. Thermal Characteristics

Characteristic	Symbol	Value ⁽³⁾	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$		°C/W
Case Temperature TBD°C, TBD W CW		TBD	
Case Temperature TBD°C, TBD W CW		TBD	

Table 3. ESD Protection Characteristics

Test Methodology	Class
Human Body Model (per JESD22-A114)	TBD (Minimum)
Machine Model (per EIA/JESD22-A115)	TBD (Minimum)
Charge Device Model (per JESD22-C101)	TBD (Minimum)

- 1. Continuous use at maximum temperature will affect MTTF.
- 2. MTTF calculator available at http://www.freescale.com/rf. Select Tools/Software/Application Software/Calculators to access the MTTF calculators by product. (Calculator available when part is in production.)
- 3. Refer to AN1955, *Thermal Measurement Methodology of RF Power Amplifiers*. Go to http://www.freescale.com/rf. Select Documentation/Application Notes AN1955.

This document contains information on a preproduction product. Specifications and information herein are subject to change without notice.



Table 4. Moisture Sensitivity Level

Test Methodology	Rating	Package Peak Temperature	Unit
Per JESD 22-A113, IPC/JEDEC J-STD-020	3	260	°C


Table 5	Electrical Charact	eristics (To	- 25°C unless	otherwise noted)
Table 5.	Electrical Citaraci	ensucs un	= /3 / 0111855	omerwise notear

Characteristic	Symbol	Min	Тур	Max	Unit
Off Characteristics	•				
Zero Gate Voltage Drain Leakage Current (V _{DS} = 100 Vdc, V _{GS} = 0 Vdc)	I _{DSS}	_	_	2.5	mA
Zero Gate Voltage Drain Leakage Current (V _{DS} = 50 Vdc, V _{GS} = 0 Vdc)	I _{DSS}	_	_	50	μAdc
Drain-Source Breakdown Voltage (I _D = 5 mA, V _{GS} = 0 Vdc)	BV _{DSS}	110	_	_	Vdc
Gate-Source Leakage Current (V _{GS} = 5 Vdc, V _{DS} = 0 Vdc)	I _{GSS}	_		10	μAdc
On Characteristics					
Gate Threshold Voltage (V_{DS} = 10 Vdc, I_D = 28 μ Adc)	V _{GS(th)}	-<	2.4	_	Vdc
Drain-Source On-Voltage (V _{GS} = 10 Vdc, I _D = 70 mAdc)	V _{DS(on)}	_	0.3	_	Vdc
ynamic Characteristics					
Reverse Transfer Capacitance $(V_{DS} = 50 \text{ Vdc} \pm 30 \text{ mV(rms)ac} @ 1 \text{ MHz}, V_{GS} = 0 \text{ Vdc})$	C _{rss}	7	0.27	_	pF
Output Capacitance ($V_{DS} = 50 \text{ Vdc} \pm 30 \text{ mV(rms)ac} @ 1 \text{ MHz}, V_{GS} = 0 \text{ Vdc}$)	C _{oss}	_	6.6	_	pF
Input Capacitance ($V_{DS} = 50 \text{ Vdc} \pm 30 \text{ mV(rms)ac} @ 1 \text{ MHz}, V_{GS} = 0 \text{ Vdc}$)	C _{iss}	_	15	_	pF
Functional Tests (In Freescale Test Fixture, 50 ohm system) $V_{DD} = 50$	Vdc, I _{DQ} = 35 mA	, P _{out} = 10 W	, f = 220 MHz	, CW	
Power Gain	G _{ps}	_	25	_	dB
Drain Efficiency	η _D	_	64	_	%
Input Return Loss	IRL	_	-20	_	dB




ATTENTION: The MRF6V2010N and MRF6V2010NB are high power devices and special considerations must be followed in board design and mounting. Incorrect mounting can lead to internal temperatures which exceed the maximum allowable operating junction temperature. Refer to Freescale Application Note AN3263 (for bolt down mounting) or AN1907 (for solder reflow mounting) **PRIOR TO STARTING SYSTEM DESIGN** to ensure proper mounting of these devices.

PACKAGE DIMENSIONS



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OU	JTLINE	PRINT VERSION NO	T TO SCALE
TITLE:	DOC	DOCUMENT NO: 98ASH98117A RE		
TO-270 SURFACE MOUNT	CAS	SE NUMBER	: 1265–08	01 APR 2005
SON ACE MOON		NDARD: NO	N-JEDEC	



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE:		DOCUMENT NO): 98ASH98117A	REV: J
TO-270 SURFACE MOUN	Γ	CASE NUMBER	R: 1265–08	01 APR 2005
SON ACE MOON	l	STANDARD: NO	N-JEDEC	

NOTES:

- 1. CONTROLLING DIMENSION: INCH
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- 3. DATUM PLANE -H- IS LOCATED AT TOP OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE TOP OF THE PARTING LINE.
- 4. DIMENSIONS "D1" AND "E1" DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS .006 PER SIDE. DIMENSIONS "D1 AND "E1" DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE —H—.
- 5. DIMENSION "b1" DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE .005 TOTAL IN EXCESS OF THE "b1" DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 6. DATUMS -A- AND -B- TO BE DETERMINED AT DATUM PLANE -H-.
- 7. DIMENSION "A2" APPLIES WITHIN ZONE "J" ONLY.
- 8. DIMENSIONS "D" AND "E2" DO NOT INCLUDE MOLD PROTRUSION. OVERALL LENGTH INCLUDING MOLD PROTRUSION SHOULD NOT EXCEED 0.430 INCH FOR DIMENSION "D" AND 0.080 INCH FOR DIMENSION "E2". DIMENSIONS "D" AND "E2" DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -D-.


STYLE 1:

PIN 1 - DRAIN PIN 2 - GATE


PIN 3 - SOURCE

	IN	INCH		LIMETER	INCH		Гм	ILLIMETER		
DIM	MIN	MAX	MIN	MAX	DIM	MIN	MAX	MIN		
Α	.078	.082	1.98	2.08	F	.0	25 BSC	(0.64 BSC	
A1	.039	.043	0.99	1.09	b1	.193	.199	4.90	5.06	
A2	.040	.042	1.02	1.07	c1	.007	.011	0.18	0.28	
D	.416	.424	10.57	10.77	aaa		.004		0.10	
D1	.378	.382	9.60	9.70						
D2	.290	.320	7.37	8.13						
D3	.016	.024	0.41	0.61						
Е	.436	.444	11.07	11.28						
E1	.238	.242	6.04	6.15						
E2	.066	.074	1.68	1.88						
E3	.150	.180	3.81	4.57						
E4	.058	.066	1.47	1.68						
E5	.231	.235	5.87	5.97						
© F	REESCALE SEM ALL RIGHT	ICONDUCTOR, I S RESERVED.	NC.	MECHANICA	CAL OUTLINE PRINT VERSION NOT TO SCA			T TO SCALE		
TITLE:		TO 0	70		DOCU	MENT NO): 98ASH98117/	4	REV: J	
TO-270 SURFACE MOUNT				CASE NUMBER: 1265-08 01 APR 2			01 APR 2005			
SUKFACE MOUNT				OTANDARD MON IEDEO						

STANDARD: NON-JEDEC



FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL	OUTLINE	PRINT VERSION NOT TO SCALE	
TITLE: TO-272		DOCUMENT NO): 98ASA99191D	REV: C
10-2/2 2 IFAD		CASE NUMBER	: 1337–03	21 MAR 2005
Z LLAD	:	STANDARD: NO	N-JEDEC	



	E SEMICONDUCTOR, INC. RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE	
TITLE:	TO-272		DOCUMENT NO): 98ASA99191D	REV: C
	10-272 2 FAD		CASE NUMBER	R: 1337–03	21 MAR 2005
	Z LLAD		STANDARD: NO	DN-JEDEC	

NOTES:

- 1. CONTROLLING DIMENSION: INCH
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- 3. DATUM PLANE -H- IS LOCATED AT THE TOP OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE TOP OF THE PARTING LINE.
- 4. DIMENSIONS "D" AND "E1" DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS . 006 PER SIDE. DIMENSIONS "D" AND "E1" DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -H-.
- 5. DIMENSIONS "b1" DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE . 005 TOTAL IN EXCESS OF THE "b1" DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 6. DATUMS -A- AND -B- TO BE DETERMINED AT DATUM PLANE -H-.
- 7. DIMENSION A2 APPLIES WITHIN ZONE "J" ONLY.
- 8. HATCHING REPRESENTS THE EXPOSED AREA OF THE HEAT SLUG.

STYLE 1: PIN 1 - DRAIN PIN 2 - GATE PIN 3 - SOURCE

	IN	CH	MIL	LIMETER			INCH	МІ	ILLIMETER
DIM	MIN	MAX	MIN	MAX	DIM	MIN	MAX	MIN	MAX
Α	.100	.104	2.54	2.64	b1	.193	.199	4.90	5.05
A1	.039	.043	0.99	1.09	c1	.007	.011	.18	.28
A2	.040	.042	1.02	1.07	r1	.063	.068	1.60	1.73
D	.928	.932	23.57	23.67	aaa		.004		.10
D1	.810	BSC	20	.57 BSC					
E	.438	.442	11.12	11.23					
E1	.248	.252	6.30	6.40					
E2	.241	.245	6.12	6.22					
F	.025	BSC	0.	64 BSC					
© F	REESCALE SEN	MICONDUCTOR, TS RESERVED.	INC.	MECHANICA	\L 0U1	LINE	PRINT VER	SION NO	T TO SCALE
TITLE	ITLE:			DOCL	IMENT NO	D: 98ASA9919D	ı	REV: C	
	TO-272 2 LEAD				CASE NUMBER: 1337-03 21 MAR 200				21 MAR 2005
	Z LLAD				STANDARD: NON-JEDEC				

How to Reach Us:

Home Page:

www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064
Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or quarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale [™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2006. All rights reserved.



Document Number: Order from RF Marketing Rev. 4, 12/2006