

Dual 100mA, Low Dropout, Low Noise, Micropower Regulator with Independent Inputs

FEATURES

- **Low Noise:** $20\mu\text{V}_{\text{RMS}}$ (10Hz to 100kHz)
- **Low Quiescent Current:** $25\mu\text{A}/\text{Channel}$
- **Independent Inputs**
- **Wide Input Voltage Range:** 1.8V to 20V
- **Output Current:** 100mA/Channel
- **Very Low Shutdown Current:** $<0.1\mu\text{A}$
- **Low Dropout Voltage:** 300mV at 100mA
- Adjustable Output from 1.22V to 20V
- Stable with $1\mu\text{F}$ Output Capacitor
- Stable with Aluminum, Tantalum or Ceramic Capacitors
- Reverse Battery Protected
- No Protection Diodes Needed
- Overcurrent and Overtemperature Protected
- Tracking/Sequencing Capability
- Thermally Enhanced 10-Lead MSOP and DFN Packages

APPLICATIONS

- Cellular Phones
- Pagers
- Battery-Powered Systems
- Frequency Synthesizers
- Wireless Modems
- Tracking/Sequencing Power Supplies

DESCRIPTION

The LT[®]3027 is a dual, micropower, low noise, low dropout regulator with independent inputs. With an external $0.01\mu\text{F}$ bypass capacitor, output noise is a low $20\mu\text{V}_{\text{RMS}}$ over a 10Hz to 100kHz bandwidth. Designed for use in battery-powered systems, the low $25\mu\text{A}$ quiescent current per channel makes it an ideal choice. In shutdown, quiescent current drops to less than $0.1\mu\text{A}$. Shutdown control is independent for each channel, allowing for flexibility in power management. The device is capable of operating over an input voltage from 1.8V to 20V, and can supply 100mA of output current from each channel with a dropout voltage of 300mV. Quiescent current is well controlled in dropout.


The LT3027 regulator is stable with output capacitors as low as $1\mu\text{F}$. Small ceramic capacitors can be used without the series resistance required by other regulators.

Internal protection circuitry includes reverse battery protection, current limiting and thermal limiting protection. The device is available as an adjustable device with a 1.22V reference voltage. The LT3027 regulator is available in the thermally enhanced 10-lead MSOP and low profile (0.75mm) 3mm $\times$ 3mm DFN packages.


LT, LTC and LT are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents, including 6118263, 6144250.

TYPICAL APPLICATION

3.3V/2.5V Low Noise Regulators



10Hz to 100kHz Output Noise





ABSOLUTE MAXIMUM RATINGS (Note 1)

IN1, IN2 Pin Voltage	±20V
OUT1, OUT2 Pin Voltage	±20V
Input to Output Differential Voltage	±20V
ADJ1, ADJ2 Pin Voltage	±7V
BYP1, BYP2 Pin Voltage	±0.6V
SHDN1, SHDN2 Pin Voltage	±20V
Output Short-Circuit Duration	Indefinite

Operating Junction Temperature Range (Note 2)	–40°C to 125°C
Storage Temperature Range	
DD Package	–65°C to 125°C
MSE Package	–65°C to 150°C
Lead Temperature (Soldering, 10 sec)	300°C

PACKAGE/ORDER INFORMATION

TOP VIEW  DD PACKAGE 10-LEAD (3mm × 3mm) PLASTIC DFN EXPOSED PAD (PIN 11) IS GND MUST BE SOLDERED TO PCB $T_{JMAX} = 125^{\circ}\text{C}$, $\theta_{JA} = 43^{\circ}\text{C/W}$, $\theta_{JC} = 3^{\circ}\text{C/W}$	ORDER PART NUMBER	TOP VIEW  MSE PACKAGE 10-LEAD PLASTIC MSOP EXPOSED PAD (PIN 11) IS GND MUST BE SOLDERED TO PCB $T_{JMAX} = 150^{\circ}\text{C}$, $\theta_{JA} = 40^{\circ}\text{C/W}$, $\theta_{JC} = 10^{\circ}\text{C/W}$	ORDER PART NUMBER
	LT3027EDD LT3027IDD		LT3027EMSE LT3027IMSE
	DD PART MARKING		MSE PART MARKING
	LBKM LBMC		LTBKK LTBMD

Order Options Tape and Reel: Add #TR Lead Free: Add #PBF Lead Free Tape and Reel: Add #TRPBF Lead Free Part Marking: http://www.linear.com/leadfree/			
--	--	--	--

Consult LTC Marketing for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS

The ● denotes specifications which apply over the full operating temperature range, otherwise specifications are $T_A = 25^{\circ}\text{C}$. (Note 2)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Minimum Input Voltage (Notes 3, 10)	$I_{LOAD} = 100\text{mA}$	●		1.8	2.3	V
ADJ1, ADJ2 Pin Voltage (Note 3, 4)	$V_{IN} = 2\text{V}$, $I_{LOAD} = 1\text{mA}$		1.205	1.220	1.235	V
	$2.3\text{V} < V_{IN} < 20\text{V}$, $1\text{mA} < I_{LOAD} < 100\text{mA}$	●	1.190	1.220	1.250	V
Line Regulation (Note 3)	$\Delta V_{IN} = 2\text{V}$ to 20V , $I_{LOAD} = 1\text{mA}$	●		1	10	mV
Load Regulation (Note 3)	$V_{IN} = 2.3\text{V}$, $\Delta I_{LOAD} = 1\text{mA}$ to 100mA			1	12	mV
	$V_{IN} = 2.3\text{V}$, $\Delta I_{LOAD} = 1\text{mA}$ to 100mA	●			25	mV
Dropout Voltage $V_{IN} = V_{OUT(NOMINAL)}$ (Notes 5, 6, 10)	$I_{LOAD} = 1\text{mA}$			0.10	0.15	V
	$I_{LOAD} = 1\text{mA}$	●			0.19	V
	$I_{LOAD} = 10\text{mA}$			0.17	0.22	V
	$I_{LOAD} = 10\text{mA}$	●			0.29	V
	$I_{LOAD} = 50\text{mA}$			0.24	0.28	V
	$I_{LOAD} = 50\text{mA}$	●			0.38	V
	$I_{LOAD} = 100\text{mA}$			0.30	0.35	V
	$I_{LOAD} = 100\text{mA}$	●			0.45	V

ELECTRICAL CHARACTERISTICS

The ● denotes specifications which apply over the full operating temperature range, otherwise specifications are $T_A = 25^\circ\text{C}$. (Note 2)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
GND Pin Current (Per Channel) $V_{IN} = V_{OUT(NOMINAL)}$ (Notes 5, 7)	$I_{LOAD} = 0\text{mA}$	●		25	50	μA
	$I_{LOAD} = 1\text{mA}$	●		60	120	μA
	$I_{LOAD} = 10\text{mA}$	●		250	400	μA
	$I_{LOAD} = 50\text{mA}$	●		1	2	mA
	$I_{LOAD} = 100\text{mA}$	●		2.4	4	mA
Output Voltage Noise	$C_{OUT} = 10\mu\text{F}$, $C_{BYP} = 0.01\mu\text{F}$, $I_{LOAD} = 100\text{mA}$, $BW = 10\text{Hz to } 100\text{kHz}$			20		μV_{RMS}
ADJ1/ADJ2 Pin Bias Current	(Notes 3, 8)			30	100	nA
Shutdown Threshold	$V_{OUT} = \text{Off to On}$	●		0.8	1.4	V
	$V_{OUT} = \text{On to Off}$	●	0.25	0.65		V
SHDN1/SHDN2 Pin Current (Note 9)	$V_{SHDN} = 0\text{V}$	●		0	0.5	μA
	$V_{SHDN} = 20\text{V}$	●		1	3	μA
Quiescent Current in Shutdown	$V_{IN} = 6\text{V}$, $V_{SHDN} = 0\text{V}$ (Both SHDN Pins)			0.01	0.1	μA
Ripple Rejection (Note 3)	$V_{IN} = 2.72\text{V (Avg)}$, $V_{RIPPLE} = 0.5\text{V}_{P-P}$, $f_{RIPPLE} = 120\text{Hz}$, $I_{LOAD} = 100\text{mA}$		55	65		dB
Current Limit	$V_{IN} = 7\text{V}$, $V_{OUT} = 0\text{V}$			200		mA
	$V_{IN} = 2.3\text{V}$, $\Delta V_{OUT} = -5\%$	●	110			mA
Input Reverse Leakage Current	$V_{IN} = -20\text{V}$, $V_{OUT} = 0\text{V}$	●			1	mA

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: The LT3027 regulator is tested and specified under pulse load conditions such that $T_J \approx T_A$. The LT3027E is guaranteed to meet performance specifications from 0°C to 125°C junction temperature. Specifications over the -40°C to 125°C operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LT3027I is guaranteed and tested over the full -40°C to 125°C operating junction temperature range.

Note 3: The LT3027 is tested and specified for these conditions with the ADJ1/ADJ2 pin connected to the corresponding OUT1/OUT2 pin.

Note 4: Operating conditions are limited by maximum junction temperature. The regulated output voltage specification will not apply for all possible combinations of input voltage and output current. When operating at maximum input voltage, the output current range must be limited. When operating at maximum output current, the input voltage range must be limited.

Note 5: To satisfy requirements for minimum input voltage, the LT3027 is tested and specified for these conditions with an external resistor divider (two 250k resistors) for an output voltage of 2.44V. The external resistor divider will add a $5\mu\text{A}$ DC load on the output.

Note 6: Dropout voltage is the minimum input to output voltage differential needed to maintain regulation at a specified output current. In dropout, the output voltage will be equal to: $V_{IN} - V_{DROPOUT}$.

Note 7: GND pin current is tested with $V_{IN} = 2.44\text{V}$ and a current source load. This means the device is tested while operating in its dropout region or at the minimum input voltage specification. This is the worst-case GND pin current. The GND pin current will decrease slightly at higher input voltages.


Note 8: ADJ1 and ADJ2 pin bias current flows into the pin.

Note 9: SHDN1 and SHDN2 pin current flows into the pin.


Note 10: For the LT3027 dropout voltage will be limited by the minimum input voltage specification under some output voltage/load conditions. See the curve of Minimum Input Voltage in the Typical Performance Characteristics.

TYPICAL PERFORMANCE CHARACTERISTICS


Typical Dropout Voltage




Guaranteed Dropout Voltage




Dropout Voltage




Quiescent Current




ADJ1 or ADJ2 Pin Voltage




Quiescent Current




GND Pin Current



GND Pin Current vs I_{LOAD}




SHDN1 or SHDN2 Pin Threshold (On-to-Off)




TYPICAL PERFORMANCE CHARACTERISTICS

$\overline{\text{SHDN1}}$ or $\overline{\text{SHDN2}}$ Pin Threshold (Off-to-On)




3027 G10

$\overline{\text{SHDN1}}$ or $\overline{\text{SHDN2}}$ Pin Input Current




3027 G11

$\overline{\text{SHDN1}}$ or $\overline{\text{SHDN2}}$ Pin Input Current




3027 G12

ADJ1 or ADJ2 Pin Bias Current




3027 G13

Current Limit




3027 G14

Current Limit




3027 G15

Input Ripple Rejection



3027 G18


Input Ripple Rejection




3027 G19

TYPICAL PERFORMANCE CHARACTERISTICS


Input Ripple Rejection




Channel-to-Channel Isolation




Channel-to-Channel Isolation




Minimum Input Voltage




Load Regulation




Output Noise Spectral Density



Output Noise Spectral Density




RMS Output Noise vs Bypass Capacitor




TYPICAL PERFORMANCE CHARACTERISTICS


RMS Output Noise vs Load Current (10Hz to 100kHz)




10Hz to 100kHz Output Noise
 $C_{BYP} = 0$




10Hz to 100kHz Output Noise
 $C_{BYP} = 100pF$




10Hz to 100kHz Output Noise
 $C_{BYP} = 1000pF$




10Hz to 100kHz Output Noise
 $C_{BYP} = 0.01µF$



Transient Response
 $C_{BYP} = 0$



Transient Response
 $C_{BYP} = 0.01µF$



PIN FUNCTIONS

ADJ1/ADJ2 (Pins 4/2): Adjust Pin. These are the inputs to the error amplifiers. These pins are internally clamped to $\pm 7V$. They have a bias current of 30nA which flows into the pin (see curve of ADJ1/ADJ2 Pin Bias Current vs Temperature in the Typical Performance Characteristics section). The ADJ1 and ADJ2 pin voltage is 1.22V referenced to ground and the output voltage range is 1.22V to 20V.

BYP1/BYP2 (Pins 5/1): Bypass. The BYP1/BYP2 pins are used to bypass the reference of the LT3027 regulator to achieve low noise performance from the regulator. The BYP1/BYP2 pins are clamped internally to $\pm 0.6V$ (one V_{BE}) from ground. A small capacitor from the corresponding output to this pin will bypass the reference to lower the output voltage noise. A maximum value of 0.01 μF can be used for reducing output voltage noise to a typical 20 μV_{RMS} over a 10Hz to 100kHz bandwidth. If not used, this pin must be left unconnected.

OUT1/OUT2 (Pins 6/10): Output. The outputs supply power to the loads. A minimum output capacitor of 1 μF is required to prevent oscillations. Larger output capacitors will be required for applications with large transient loads to limit peak voltage transients. See the Applications Information section for more information on output capacitance and reverse output characteristics.

SHDN1/SHDN2 (Pins 7/3): Shutdown. The SHDN1/SHDN2 pins are used to put the corresponding channel of the LT3027 regulator into a low power shutdown state. The output will be off when the pin is pulled low. The SHDN1/SHDN2 pins can be driven either by 5V logic or open-collector logic with pull-up resistors. The pull-up resistors are required to supply the pull-up current of the open-collector gates, normally several microamperes, and the SHDN1/SHDN2 pin current, typically 1 μA . If unused, the pin must be connected to V_{IN} . The device will not function if the SHDN1/SHDN2 pins are not connected.

IN1/IN2 (Pins 8/9): Inputs. Power is supplied to the device through the IN pins. A bypass capacitor is required on this pin if the device is more than six inches away from the main input filter capacitor. In general, the output impedance of a battery rises with frequency, so it is advisable to include a bypass capacitor in battery-powered circuits. A bypass capacitor in the range of 1 μF to 10 μF is sufficient. The LT3027 regulator is designed to withstand reverse voltages on the IN pin with respect to ground and the OUT pin. In the case of a reverse input, which can happen if a battery is plugged in backwards, the device will act as if there is a diode in series with its input. There will be no reverse current flow into the regulator and no reverse voltage will appear at the load. The device will protect both itself and the load.

Exposed Pad (Pin 11): Ground. This pin must be soldered to the PCB and electrically connected to ground.

APPLICATIONS INFORMATION

The LT3027 is a dual 100mA low dropout regulator with independent inputs, micropower quiescent current and shutdown. The device is capable of supplying 100mA per channel at a dropout voltage of 300mV. Output voltage noise can be lowered to 20μV_{RMS} over a 10Hz to 100kHz bandwidth with the addition of a 0.01μF reference bypass capacitor. Additionally, the reference bypass capacitor will improve transient response of the regulator, lowering the settling time for transient load conditions. The low operating quiescent current (25μA per channel) drops to less than 1μA in shutdown. In addition to the low quiescent current, the LT3027 regulator incorporates several protection features which make it ideal for use in battery-powered systems. The device is protected against reverse input voltages. Additionally, in dual supply applications where the regulator load is returned to a negative supply, the output can be pulled below ground by as much as 20V and still allow the device to start and operate.

Adjustable Operation

The LT3027 has an output voltage range of 1.22V to 20V. The output voltage is set by the ratio of two external resistors as shown in Figure 1. The device servos the output to maintain the corresponding ADJ pin voltage at 1.22V referenced to ground. The current in R1 is then equal to 1.22V/R1 and the current in R2 is the current in R1 plus the ADJ pin bias current. The ADJ pin bias current, 30nA at 25°C, flows through R2 into the ADJ pin. The output voltage can be calculated using the formula in Figure 1. The value of R1 should be no greater than 250k to minimize errors in the output voltage caused by the ADJ pin bias current. Note that in shutdown the output is turned off and the divider current will be zero. Curves of ADJ Pin Voltage vs Temperature and ADJ Pin Bias Current vs Temperature appear in the Typical Performance Characteristics.




Figure 1. Adjustable Operation

The device is tested and specified with the ADJ pin tied to the corresponding OUT pin for an output voltage of 1.22V. Specifications for output voltages greater than 1.22V will be proportional to the ratio of the desired output voltage to 1.22V: $V_{OUT}/1.22V$. For example, load regulation for an output current change of 1mA to 100mA is –1mV typical at $V_{OUT} = 1.22V$. At $V_{OUT} = 12V$, load regulation is:

$$(12V/1.22V)(-1mV) = -9.8mV$$

Bypass Capacitance and Low Noise Performance

The LT3027 regulator may be used with the addition of a bypass capacitor from V_{OUT} to the corresponding BYP pin to lower output voltage noise. A good quality low leakage capacitor is recommended. This capacitor will bypass the reference of the regulator, providing a low frequency noise pole. The noise pole provided by this bypass capacitor will lower the output voltage noise to as low as 20μV_{RMS} with the addition of a 0.01μF bypass capacitor. Using a bypass capacitor has the added benefit of improving transient response. With no bypass capacitor and a 10μF output capacitor, a 10mA to 100mA load step will settle to within 1% of its final value in less than 100μs. With the addition of a 0.01μF bypass capacitor, the output will stay within 1% for a 10mA to 100mA load step (see Transient Response in Typical Performance Characteristics section). However, regulator start-up time is inversely proportional to the size of the bypass capacitor, slowing to 15ms with a 0.01μF bypass capacitor and 10μF output capacitor.

APPLICATIONS INFORMATION

Output Capacitance and Transient Response

The LT3027 regulator is designed to be stable with a wide range of output capacitors. The ESR of the output capacitor affects stability, most notably with small capacitors. A minimum output capacitor of $1\mu\text{F}$ with an ESR of 3Ω or less is recommended to prevent oscillations. The LT3027 is a micropower device and output transient response will be a function of output capacitance. Larger values of output capacitance decrease the peak deviations and provide improved transient response for larger load current changes. Bypass capacitors, used to decouple individual components powered by the LT3027, will increase the effective output capacitor value. With larger capacitors used to bypass the reference (for low noise operation), larger values of output capacitors are needed. For 100pF of bypass capacitance, $2.2\mu\text{F}$ of output capacitor is recommended. With a 330pF bypass capacitor or larger, a $3.3\mu\text{F}$ output capacitor is recommended. The shaded region of Figure 2 defines the region over which the LT3027 regulator is stable. The minimum ESR needed is defined by the amount of bypass capacitance used, while the maximum ESR is 3Ω .

Extra consideration must be given to the use of ceramic capacitors. Ceramic capacitors are manufactured with a variety of dielectrics, each with different behavior across temperature and applied voltage. The most common dielectrics used are specified with EIA temperature characteristic codes of Z5U, Y5V, X5R and X7R. The Z5U and Y5V dielectrics are good for providing high capacitances in a small package, but they tend to have strong voltage and temperature coefficients as shown in Figures 3 and 4.




Figure 2. Stability

When used with a 5V regulator, a 16V $10\mu\text{F}$ Y5V capacitor can exhibit an effective value as low as $1\mu\text{F}$ to $2\mu\text{F}$ for the DC bias voltage applied and over the operating temperature range. The X5R and X7R dielectrics result in more stable characteristics and are more suitable for use as the output capacitor. The X7R type has better stability across temperature, while the X5R is less expensive and is available in higher values. Care still must be exercised when using X5R and X7R capacitors; the X5R and X7R codes only specify operating temperature range and maximum capacitance change over temperature. Capacitance change due to DC bias with X5R and X7R capacitors is better than Y5V and Z5U capacitors, but can still be significant enough to drop capacitor values below appropriate levels. Capacitor DC bias characteristics tend to improve as component case size increases, but expected capacitance at operating voltage should be verified.




Figure 3. Ceramic Capacitor DC Bias Characteristics




Figure 4. Ceramic Capacitor Temperature Characteristics

APPLICATIONS INFORMATION

Voltage and temperature coefficients are not the only sources of problems. Some ceramic capacitors have a piezoelectric response. A piezoelectric device generates voltage across its terminals due to mechanical stress, similar to the way a piezoelectric accelerometer or microphone works. For a ceramic capacitor the stress can be induced by vibrations in the system or thermal transients. The resulting voltages produced can cause appreciable amounts of noise, especially when a ceramic capacitor is used for noise bypassing. A ceramic capacitor produced Figure 5's trace in response to light tapping from a pencil. Similar vibration induced behavior can masquerade as increased output voltage noise.




Figure 5. Noise Resulting from Tapping on a Ceramic Capacitor

Thermal Considerations

The power handling capability of the device will be limited by the maximum rated junction temperature (125°C). The power dissipated by the device will be made up of two components (for each channel):

1. Output current multiplied by the input/output voltage differential: $(I_{OUT})(V_{IN} - V_{OUT})$, and
2. GND pin current multiplied by the input voltage: $(I_{GND})(V_{IN})$.

The ground pin current can be found by examining the GND Pin Current curves in the Typical Performance Characteristics section. Power dissipation will be equal to the sum of the two components listed above. Power dissipation from both channels must be considered during thermal analysis.

The LT3027 regulator has internal thermal limiting designed to protect the device during overload conditions.

For continuous normal conditions, the maximum junction temperature rating of 125°C must not be exceeded. It is important to give careful consideration to all sources of thermal resistance from junction to ambient. Additional heat sources mounted nearby must also be considered.

For surface mount devices, heat sinking is accomplished by using the heat spreading capabilities of the PC board and its copper traces. Copper board stiffeners and plated through-holes can also be used to spread the heat generated by power devices.

The following tables list thermal resistance for several different board sizes and copper areas. All measurements were taken in still air on 3/32" FR-4 board with one ounce copper.

Table 1. MSE Package, 10-Lead MSOP

COPPER AREA		BOARD AREA	THERMAL RESISTANCE (JUNCTION-TO-AMBIENT)
TOPSIDE*	BACKSIDE		
2500mm ²	2500mm ²	2500mm ²	40°C/W
1000mm ²	2500mm ²	2500mm ²	45°C/W
225mm ²	2500mm ²	2500mm ²	50°C/W
100mm ²	2500mm ²	2500mm ²	62°C/W

*Device is mounted on topside.

Table 2. DD Package, 10-Lead DFN

COPPER AREA		BOARD AREA	THERMAL RESISTANCE (JUNCTION-TO-AMBIENT)
TOPSIDE*	BACKSIDE		
2500mm ²	2500mm ²	2500mm ²	40°C/W
1000mm ²	2500mm ²	2500mm ²	45°C/W
225mm ²	2500mm ²	2500mm ²	50°C/W
100mm ²	2500mm ²	2500mm ²	62°C/W

*Device is mounted on topside.

The thermal resistance junction-to-case (θ_{JC}), measured at the Exposed Pad on the back of the die is 10°C/W for the 10-lead MS package and 3°C for the 10-lead DFN package.

Calculating Junction Temperature

Example: Given an output voltage on the first channel of 3.3V, an output voltage of 2.5V on the second channel, an input voltage range of 4V to 6V, output current ranges of 0mA to 100mA for the first channel and 0mA to 50mA for the second channel, with a maximum ambient temperature of 50°C, what will the maximum junction temperature be?

APPLICATIONS INFORMATION

The power dissipated by each channel of the device will be equal to:

$$I_{OUT(MAX)}(V_{IN(MAX)} - V_{OUT}) + I_{GND}(V_{IN(MAX)})$$

where (for the first channel):

$$I_{OUT(MAX)} = 100\text{mA}$$

$$V_{IN(MAX)} = 6\text{V}$$

$$I_{GND} \text{ at } (I_{OUT} = 100\text{mA}, V_{IN} = 6\text{V}) = 2\text{mA}$$

so:

$$P1 = 100\text{mA}(6\text{V} - 3.3\text{V}) + 2\text{mA}(6\text{V}) = 0.28\text{W}$$

and (for the second channel):

$$I_{OUT(MAX)} = 50\text{mA}$$

$$V_{IN(MAX)} = 6\text{V}$$

$$I_{GND} \text{ at } (I_{OUT} = 50\text{mA}, V_{IN} = 6\text{V}) = 1\text{mA}$$

so:

$$P2 = 50\text{mA}(6\text{V} - 2.5\text{V}) + 1\text{mA}(6\text{V}) = 0.18\text{W}$$

The thermal resistance will be in the range of 40°C/W to 60°C/W depending on the copper area. So the junction temperature rise above ambient will be approximately equal to:

$$(0.28\text{W} + 0.18\text{W})(60^\circ\text{C/W}) = 27.8^\circ\text{C}$$

The maximum junction temperature will then be equal to the maximum junction temperature rise above ambient plus the maximum ambient temperature or:

$$T_{JMAX} = 50^\circ\text{C} + 27.8^\circ\text{C} = 77.8^\circ\text{C}$$

Protection Features

The LT3027 regulator incorporates several protection features which makes it ideal for use in battery-powered circuits. In addition to the normal protection features associated with monolithic regulators, such as current limiting and thermal limiting, the devices are protected against reverse input voltages and reverse voltages from output to input.

Current limit protection and thermal overload protection are intended to protect the device against current overload conditions at the output of the device. For normal operation, the junction temperature should not exceed 125°C.

The input of the device will withstand reverse voltages of

20V. Current flow into the device will be limited to less than 1mA (typically less than 100μA) and no negative voltage will appear at the output. The device will protect both itself and the load. This provides protection against batteries which can be plugged in backward.

The output of the LT3027 can be pulled below ground without damaging the device. If the input is left open circuit or grounded, the output can be pulled below ground by 20V. The output will act like an open circuit; no current will flow out of the pin. If the input is powered by a voltage source, the output will source the short-circuit current of the device and will protect itself by thermal limiting. In this case, grounding the $\overline{\text{SHDN}}$ pins will turn off the device and stop the output from sourcing the short-circuit current.

The ADJ pins can be pulled above or below ground by as much as 7V without damaging the device. If the input is left open circuit or grounded, the ADJ pins will act like an open circuit when pulled below ground and like a large resistor (typically 100k) in series with a diode when pulled above ground.




In situations where the ADJ pins are connected to a resistor divider that would pull the pins above their 7V clamp voltage if the output is pulled high, the ADJ pin input current must be limited to less than 5mA. For example, a resistor divider is used to provide a regulated 1.5V output from the 1.22V reference when the output is forced to 20V. The top resistor of the resistor divider must be chosen to limit the current into the ADJ pin to less than 5mA when the ADJ pin is at 7V. The 13V difference between output and ADJ pin divided by the 5mA maximum current into the ADJ pin yields a minimum top resistor value of 2.6k.

In circuits where a backup battery is required, several different input/output conditions can occur. The output voltage may be held up while the input is either pulled to ground, pulled to some intermediate voltage or is left open circuit.


When the IN pins of the LT3027 are forced below the corresponding OUT pins or the OUT pins are pulled above the IN pins, input current will typically drop to less than 2μA. This can happen if the input of the device is connected to a discharged (low voltage) battery and the output is held up by either a backup battery or a second regulator circuit. The state of the $\overline{\text{SHDN}}$ pins will have no effect on the reverse output current when the output is pulled above the input.

TYPICAL APPLICATIONS

Noise Bypassing Slows Startup, Allows Outputs to Track



Power Supply Controller Provides Coincident Tracking




The diagram shows the top view of a rectangular package with rounded corners. The overall width is 3.50 ± 0.05 . The distance from the top edge to the centerline is 2.15 ± 0.05 , and from the bottom edge to the centerline is 1.65 ± 0.05 (2 SIDES). The package has two rows of pins, each with five pins. The pin pitch is 0.50 BSC. The distance between the two rows of pins is 2.38 ± 0.05 (2 SIDES). The distance from the centerline to the edge of the pin array is 0.25 ± 0.05 . The distance from the centerline to the edge of the package body is 0.675 ± 0.05 . A dashed line indicates the PACKAGE OUTLINE.

[illegible]

1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE MO-229 VARIATION OF (WEED-2).
CHECK THE LTC WEBSITE DATA SHEET FOR CURRENT STATUS OF VARIATION ASSIGNMENT
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE
MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE
TOP AND BOTTOM OF PACKAGE

PACKAGE DESCRIPTION


MSE Package 10-Lead Plastic MSOP (Reference LTC DWG # 05-08-1663)




- NOTE:
1. DIMENSIONS IN MILLIMETER/(INCH)
 2. DRAWING NOT TO SCALE
 3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm ($.006$) PER SIDE
 4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm ($.006$) PER SIDE
 5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm ($.004$) MAX

TYPICAL APPLICATIONS


Startup Sequencing



Turn-On Waveforms



Turn-Off Waveforms



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1761	100mA, Low Noise Micropower, LDO	Low Noise < 20μV _{RMS} , Stable with 1μF Ceramic Capacitors, V _{IN} : 1.8V to 20V, V _{OUT(MIN)} = 1.22V, Dropout Voltage = 0.3V, I _Q = 20μA, I _{SD} = <1μA, V _{OUT} = Adj., 1.5, 1.8, 2, 2.5, 2.8, 3, 3.3, 5, ThinSOT Package
LT1762	150mA, Low Noise Micropower, LDO	Low Noise < 20μV _{RMS} , V _{IN} : 1.8V to 20V, V _{OUT(MIN)} = 1.22V, Dropout Voltage = 0.3V, I _Q = 25μA, I _{SD} = <1μA, V _{OUT} = Adj., 2.5, 3, 3.3, 5, MS8 Package
LT1763	500mA, Low Noise Micropower, LDO	Low Noise < 20μV _{RMS} , V _{IN} : 1.8V to 20V, V _{OUT(MIN)} = 1.22V, Dropout Voltage = 0.3V, I _Q = 30μA, I _{SD} = <1μA, V _{OUT} = 1.5, 1.8, 2.5, 3, 3.3, 5, S8 Package
LT1764/LT1764A	3A, Low Noise, Fast Transient Response, LDO	Low Noise < 40μV _{RMS} , "A" Version Stable with Ceramic Capacitors, V _{IN} : 2.7V to 20V, V _{OUT(MIN)} = 1.21V, Dropout Voltage = 0.34V, I _Q = 1mA, I _{SD} = <1μA, V _{OUT} = 1.8, 2.5, 3.3, DD, TO220 Packages
LTC1844	150mA, Very Low Drop-Out LDO	Low Noise < 30μV _{RMS} , Stable with 1μF Ceramic Capacitors, V _{IN} : 1.6V to 6.5V, V _{OUT(MIN)} = 1.25V, Dropout Voltage = 0.08V, I _Q = 40μA, I _{SD} = <1μA, V _{OUT} = Adj., 1.5, 1.8, 2.5, 2.8, 3.3, ThinSOT Package
LT1962	300mA, Low Noise Micropower, LDO	Low Noise < 20μV _{RMS} , V _{IN} : 1.8V to 20V, V _{OUT(MIN)} = 1.22V, Dropout Voltage = 0.27V, I _Q = 30μA, I _{SD} = <1μA, V _{OUT} = 1.5, 1.8, 2.5, 3, 3.3, 5, MS8 Package
LT1963/LT1963A	1.5A, Low Noise, Fast Transient Response, LDO	Low Noise < 40μV _{RMS} , "A" Version Stable with Ceramic Capacitors, V _{IN} : 2.1V to 20V, V _{OUT(MIN)} = 1.21V, Dropout Voltage = 0.34V, I _Q = 1mA, I _{SD} = <1μA, V _{OUT} = 1.5, 1.8, 2.5, 3.3, DD, TO220, SOT-223, S8 Packages
LT1964	200mA, Low Noise Micropower, Negative LDO	Low Noise < 30μV _{RMS} , Stable with Ceramic Capacitors, V _{IN} : -0.9V to -20V, V _{OUT(MIN)} = -1.21V, Dropout Voltage = 0.34V, I _Q = 30μA, I _{SD} = 3μA, V _{OUT} = Adj., -5, ThinSOT Package
LT3020	100mA, VLDO in MSOP	Low Noise < 245μV _{RMS} , Stable with 2.2μF Ceramic Capacitors, V _{IN} : 0.9V to 10V, V _{OUT(MIN)} = 0.2V, Dropout Voltage = 0.155V, I _Q = 140μA, I _{SD} = <3μA, V _{OUT} = Adj., MS8, DFN Packages
LT3023	Dual 100mA, Low Noise Micropower, LDO	Dual Low Noise < 20μV _{RMS} , Stable with 1μF Ceramic Capacitors, V _{IN} : 1.8V to 20V, V _{OUT(MIN)} = 1.22V, Dropout Voltage = 0.3V, I _Q = 40μA, I _{SD} = <1μA, V _{OUT} = Adj., MS10, DFN Packages
LT3024	Dual 100mA/500mA, Low Noise Micropower, LDO	Dual Low Noise < 20μV _{RMS} , Stable with 1μF/3.3μF Ceramic Capacitors, V _{IN} : 1.8V to 20V, V _{OUT(MIN)} = 1.22V, Dropout Voltage = 0.3V, I _Q = 60μA, I _{SD} = <1μA, V _{OUT} = Adj., TSSOP16, DFN Packages
LT3028	Dual 100mA/500mA, Low Noise Micropower, LDO with Independent Inputs	Dual Low Noise < 20μV _{RMS} , Stable with 1μF/3.3μF Ceramic Capacitors, V _{IN} : 1.8V to 20V, V _{OUT(MIN)} = 1.22V, Dropout Voltage = 0.3V/0.32V, I _Q = 60μA/65μA, I _{SD} = <1μA, V _{OUT} = Adj., TSSOP16, DFN Packages

3027fa

RD/LT 1105 REV A • PRINTED IN USA