

# SDI II IP Core User Guide

# Contents

<b>SDI II IP Core Quick Reference.....</b>	<b>1-1</b>
<b>SDI II IP Core Overview.....</b>	<b>2-1</b>
General Description.....	2-1
SMPTE372 Dual Link Support.....	2-2
SMPTE RP168 Switching Support.....	2-4
SD 20-Bits Interface for Dual/Triple Standard.....	2-4
TX PLL Dynamic Switching.....	2-5
Resource Utilization.....	2-7
<b>Getting Started.....</b>	<b>3-1</b>
Installation and Licensing.....	3-1
OpenCore Plus IP Evaluation.....	3-1
Design Walkthrough.....	3-2
Creating a New Quartus II Project.....	3-2
Launching IP Catalog.....	3-3
Parameterizing the IP Core.....	3-3
Generating a Design Example and Simulation Testbench.....	3-3
Simulating the SDI II IP Core Design.....	3-3
Compiling the SDI II IP Core Design.....	3-4
Programming an FPGA Device.....	3-5
Design Reference.....	3-5
SDI II IP Core Parameters.....	3-6
SDI II IP Core Component Files.....	3-9
Design Examples.....	3-9
Video Pattern Generator Signals.....	3-23
Transceiver Reconfiguration Controller Signals.....	3-24
Reconfiguration Management Parameters.....	3-27
Reconfiguration Router Signals.....	3-28
<b>Functional Description.....</b>	<b>4-1</b>
Protocol.....	4-1

Transmitter.....	4-2
Receiver.....	4-4
Transceiver.....	4-8
Submodules.....	4-9
Insert Line.....	4-10
Insert/Check CRC.....	4-10
Insert VPID.....	4-11
Match TRS.....	4-12
Scrambler.....	4-13
TX Sample.....	4-13
Clock Enable Generator.....	4-13
RX Sample.....	4-14
Detect Video Standard.....	4-15
Detect 1 and 1/1.001 Rates.....	4-16
Transceiver Controller.....	4-16
Descrambler.....	4-17
TRS Aligner.....	4-17
3Gb Demux.....	4-18
Extract Line.....	4-18
Extract VPID.....	4-18
Detect Format.....	4-19
Sync Streams.....	4-19
Convert SD Bits.....	4-20
Clocking Scheme.....	4-20
SDI II IP Core Signals.....	4-20
<b>Additional Information.....</b>	<b>5-1</b>
Document Revision History.....	5-1
How to Contact Altera.....	5-2

2014.08.18

UG-01125



Subscribe



Send Feedback

The Altera® Serial Digital Interface (SDI) II MegaCore® function is the next generation SDI intellectual property (IP).

The SDI II IP core is part of the MegaCore IP Library, which is distributed with the Quartus® II software and downloadable from the Altera website at [www.altera.com](http://www.altera.com).

**Note:** For system requirements and installation instructions, refer to *Altera Software Installation & Licensing*.

**Table 1-1: Brief Information About the SDI II IP Core**

Item		Description
<b>Release Information</b>	Version	14.0A10
	Release Date	August 2014
	Ordering Code	IP-SDI-II
	Product ID(s)	0111
	Vendor ID	6AF7
<b>IP Core Information</b>	SDI Data Rate Support	<ul style="list-style-type: none"> <li>• 270-Mbps SD-SDI, as defined by SMPTE259M specification</li> <li>• 1.485-Gbps or 1.4835-Gbps HD-SDI, as defined by SMPTE292M specification</li> <li>• 2.97-Gbps or 2.967-Gbps 3G-SDI, as defined by SMPTE424M specification</li> <li>• Dual link HD-SDI, as defined by SMPTE372M specification</li> <li>• Dual standard support for SD-SDI and HD-SDI</li> <li>• Triple standard support for SD-SDI, HD-SDI, and 3G-SDI</li> <li>• 20-bit interface support for SD-SDI</li> <li>• SMPTE425M level A support (direct source image formatting)</li> <li>• SMPTE425M level B support (dual link mapping)</li> <li>• SMPTE RP168 switching support</li> </ul>

© 2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at [www.altera.com/common/legal.html](http://www.altera.com/common/legal.html). Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO  
9001:2008  
Registered



Item		Description
IP Core Information	Features	<ul style="list-style-type: none"> <li>• Multiple SDI standards and video formats</li> <li>• Video payload identification (VPID) packet insertion and extraction</li> <li>• Clock enable generator</li> <li>• Video rate detection</li> <li>• Cyclical redundancy check (CRC) encoding and decoding (HD only)</li> <li>• Line number (LN) insertion and extraction (HD only)</li> <li>• Word scrambling and descrambling</li> <li>• Word alignment</li> <li>• Transmitter clock multiplexer (optional)</li> <li>• Framing and extraction of video timing signals</li> <li>• Dual link data stream synchronization (HD only)</li> <li>• Improved integration with Altera tools (hw.tcl)</li> <li>• IEEE encryption for functional simulation</li> <li>• Transceiver dynamic reconfiguration</li> <li>• Dynamic generation of simulation testbench</li> <li>• Dynamic generation of design example entity</li> <li>• RP168 support for synchronous video switching</li> <li>• TX PLL dynamic switching</li> <li>• OpenCore Plus evaluation</li> </ul>
	Application	<ul style="list-style-type: none"> <li>• Digital video equipment</li> <li>• Mixing and recording equipment</li> </ul>
	Device Family Support	Arria <sup>®</sup> 10, Arria V, Cyclone <sup>®</sup> V, and Stratix <sup>®</sup> V FPGA device families. Refer to the device support table and <i>What's New in Altera IP</i> page of the Altera website for detailed information.
	Design Tools	<ul style="list-style-type: none"> <li>• IP Catalog in the Quartus II software for design creation and compilation</li> <li>• ModelSim<sup>®</sup> -Altera, Riviera-Pro, and VCS/VCS MX software for design simulation or synthesis</li> </ul>

#### Related Information

- [Altera Software Installation and Licensing](#)
- [Device Family Support](#)
- [What's New in Altera IP](#)

2014.08.18

UG-01125



Subscribe



Send Feedback

The SDI II IP core implements a transmitter, receiver, or full-duplex SDI at standard definition (SD), high definition (HD), or 3 gigabits per second (3G) rate as defined by the Society of Motion Picture and Television Engineers (SMPTE). The SDI II IP core supports dual standard (SD-SDI and HD-SDI) and triple standard (SD-SDI, HD-SDI, and 3G-SDI). These modes provide automatic receiver rate detection and transceiver dynamic reconfiguration.

The SDI II IP core highlights the following new features:

- Supports 28 nm devices and beyond.
  - Arria V and Stratix V from Quartus II version 12.1 onwards
  - Arria V GZ and Cyclone V from Quartus II version 13.0 onwards
  - Arria 10 from Quartus II version 14.0A10 onwards
- Improved integration with Altera tools (**hw.tcl**).
- IEEE encryption for functional simulation.
- Dynamic generation of user simulation testbench that matches the IP configuration.
- Dynamic generation of design example that serves as common entity for simulation and hardware verification.

## General Description

The SMPTE defines a SDI standard that is widely used as an interconnect between equipment in video production facilities. The SDI II IP core can handle the following SDI data rates:

- 270 megabits per second (Mbps) SD-SDI, as defined by *SMPTE259M-1997 10-Bit 4:2:2 Component Serial Digital Interface*
- 1.485 gigabits per second (Gbps) or 1.4835-Gbps HD-SDI, as defined by *SMPTE292M-1998 Bit-Serial Digital Interface for High Definition Television Systems*
- 2.97-Gbps or 2.967-Gbps 3G SDI, as defined by *SMPTE424M*
- Dual link HD-SDI, as defined by *SMPTE372M-Dual Link 1.5Gb/s Digital Interface for 1920×1080 and 2048×1080 Picture Formats*
- Dual standard support for SD-SDI and HD-SDI
- Triple standard support for SD-SDI, HD-SDI, and 3G-SDI
- *SMPTE425M* level A support (direct source image formatting)
- *SMPTE425M* level B support (dual link mapping)

© 2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at [www.altera.com/common/legal.html](http://www.altera.com/common/legal.html). Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO  
9001:2008  
Registered



- SMPTE RP168 switching support

**Table 2-1: SDI Standard Support**

Table below lists the SDI standard support for various FPGA devices.

Device Family	SDI Standard					
	SD-SDI	HD-SDI	3G-SDI	HD-SDI Dual Standard	Dual Standard	Triple Standard
Arria V	Yes	Yes	Yes	Yes	Yes	Yes
Arria V GZ	Yes	Yes	Yes	Yes	Yes	Yes
Stratix V	Yes	Yes	Yes	Yes	Yes	Yes
Cyclone V	Yes	Yes	Yes	Yes	Yes	Yes
Arria 10	Yes	Yes	Yes	Yes	Yes	Yes

## SMPTE372 Dual Link Support


Recording studios support HD 1080p format by using a dual-link connection (SMPTE372) from cameras to the mixing and recording equipment. The SMPTE 372 specification defines a way of interconnecting digital video equipment with a dual link HD-SDI (link A and link B), based upon the SMPTE292 specification data structure. The total data rate of the dual link connection is 2.97 Gbps or 2.97/1.001 Gbps. Level A is defined as a direct source image mapping while level B is defined as 2 x SMPTE292 HD-SDI mapping (including SMPTE372 dual link mapping).

### Level A to Level B Conversion

To interface between a HD dual link receiver and 3G-SDI single link transmitter equipment, perform a level A to level B conversion. This conversion takes either two 1.485 Gbps dual link signals or two separate co-timed HD signals and combines them into a single 3G-SDI stream.


**Figure 2-1: Example of Level A to Level B Conversion**

Conversion of Two HD-SDI Data Streams to 3G-SDI Level B Data Streams



**Figure 2-2: Implementation of Level A to Level B Conversion**

Block diagram of level A to level B conversion.




## Level B to Level A Conversion

To interface between 3-Gbps single link receiver and HD dual link transmitter equipment, perform a level B to level A conversion. This conversion takes a single 3G-SDI signal and separates the signal into two 1.485 Gbps signals, which can either be a dual link 1080p signal or two separate co-timed HD data streams.

**Figure 2-3: Example of Level B to Level A Conversion**


Conversion of 3G-SDI Level B Data To Two HD-SDI Data Streams.





**Figure 2-4: Implementation of Level B to Level A Conversion**

Block diagram of level B to level A conversion.



## SMPTE RP168 Switching Support


The SMPTE RP168 standard defines the requirements for synchronous switching between two video sources to take place with minimal interference to the receiver. The RP168 standard has restrictions for which lines the source switching can occur. The SDI II IP core has flexibility and does not restrict you to switch at only a particular line defined in the RP168 standard. You can perform switching at any time between different video sources as long as the source has similar standard and format. After switching, all the status output signals, including the rx\_trs\_locked, rx\_frame\_locked, and rx\_align\_locked signals, remain unchanged. You should see a zero interrupt at the downstream.

## SD 20-Bits Interface for Dual/Triple Standard


For a common SD interface, the serial data format is 10-bits wide, whereas for HD or 3G, the data format is 20-bits wide, divided into two parallel 10-bits datastreams (known as Y and C).

To make the interface bit width common for all standards in the dual standard or triple standard SDI mode, the receiver can extract the data and align them in 20-bits width, whereas transmitter can accept SD data in 20-bits width and retransmit them successfully.

The timing diagrams below show a comparison of data arrangement between 10-bits and 20-bits interface.

**Figure 2-5: SD 10-Bits Interface**

- The upper 10-bits of `rx_dataout` are insignificant data.
- The lower 10-bits of `rx_dataout` are Luma (Y) and chroma (Cb, Cr) channels (interleaved).
- The 1H 4L 1H 5L cadence of `rx_dataout_valid` repeats indefinitely (ideal).

**Figure 2-6: SD 20-Bits Interface**

- The upper 10-bits of `rx_dataout` are Luma (Y) channel and the lower 10-bits are Chroma (Cb, Cr) channel.
- The 1H 4L 1H 5L cadence of `rx_dataout_valid` repeats indefinitely (ideal).

## TX PLL Dynamic Switching

This feature (available from Quartus II version 13.0SP1 onwards) allows you to dynamically switch between NTSC and PAL transceiver data rates for all video standards that include HD and 3G video standards. This feature allows the SDI video equipment to function regardless of whether the video system is operating on NTSC or PAL. This feature is not required for SD video standard.

To implement this feature, you are required to provide two reference clocks (`xcvr_refclk` and `xcvr_refclk_alt`) to the SDI II IP core. The frequency of the reference clocks must be assigned to 148.5 MHz and 148.35 MHz in any assignment order.

The TX PLL select signal (`ch1_{tx/du}_tx_pll_sel`) is an input control signal that you provide to the core and the transceiver reconfiguration controller to select the desired clock input for the hard transceiver.


- Set `ch1_{tx/du}_tx_pll_sel` to 0 to select `xcvr_refclk`
- Set `ch1_{tx/du}_tx_pll_sel` to 1 to select `xcvr_refclk_alt`

To dynamically switch between the two reference clocks, you need to implement a simple handshaking mechanism. The TX PLL dynamic switching handshake is initiated when the reconfiguration request signal (`ch1_{tx/du}_tx_start_reconfig`) is asserted high. This signal must remain asserted until the reconfiguration process completes. The reconfiguration process completes when the reconfiguration done signal (`ch1_{tx/du}_tx_reconfig_done`) is asserted high. The TX PLL select signal (`ch1_{tx/du}_tx_pll_sel`) needs to be stable throughout the reconfiguration process.


To complete the handshaking process, you must deassert the reconfiguration request signal (`ch1_{tx/du}_tx_start_reconfig`) upon assertion of the reconfiguration done signal

(`ch1_{tx/du}_tx_reconfig_done`). The TX PLL dynamic switching only takes effect after the `tx_rst` is asserted high and deasserted low accordingly.

**Figure 2-7: Hardware Implementation of the Dynamic Switching Feature**



**Figure 2-8: TX PLL Dynamic Switching Timing Diagram**



The table below describes the behavior of the dynamic switching feature when you initiate a handshaking process (with reference to the timing diagram).

**Table 2-3: Dynamic Switching Behavior During a Handshaking Process**

Case	Description
1	The handshaking process attempts to switch to select <code>xcvr_refclk_alt</code> . The <code>tx_clkout</code> successfully locks to <code>xcvr_refclk_alt</code> (148.35 MHz)

Case	Description
2	The handshaking process attempts to switch to select <code>xcvr_refclk</code> . The <code>tx_clkout</code> successfully locks to <code>xcvr_refclk</code> (148.5 MHz)
3	The handshaking process attempts to switch to select <code>xcvr_refclk_alt</code> . The switching fails because the <code>ch1_{tx/du}_tx_pll_sel</code> changed from 1 to 0 prior to the assertion of <code>ch1_{tx/du}_tx_start_reconfig</code> . Therefore <code>tx_clkout</code> is still locked to <code>xcvr_refclk</code> (148.5MHz).

## Resource Utilization

The table below lists the typical resource utilization for each functional submodule of the SDI II IP core with the Quartus II software, versions 14.0 and 14.0A10.

**Note:** The resource utilization of the SDI II IP core is based on the bidirectional interface settings unless otherwise specified.

**Table 2-4: Resource Utilization For Each Submodule**

Submodule	ALM Needed	Primary Logic Registers	Secondary Logic Registers	Block Memory Bits
Insert Line	8	11	0	0
Insert CRC	38	29	0	0
Insert VPID	67	79	0	0
TX Match TRS	14	16	0	0
Scrambler	38	31	0	0
TX Sample	67	24	0	0
Generate Clock Enable	6	5	0	0
RX Sample	154	156	0	0
RX Sample (when <b>SD Interface Bit Width</b> = 20)	173	177	0	0
Detect Video Standard	44	73	4	0
Detect 1 and 1/1.001 Rates	48	65	5	0
Transceiver Controller (Native PHY IP)	122	81	2	0
Descrambler	22	31	0	0
TRS Aligner	289	597	17	0

Submodule	ALM Needed	Primary Logic Registers	Secondary Logic Registers	Block Memory Bits
TRS Aligner (when <b>SD Interface Bit Width</b> = 20)	330	634	30	0
RX Match TRS	12	16	0	0
3Gb Demux	31	80	13	0
3Gb Demux (level B to level A conversion)	115	229	33	10,752
Extract Line	6	18	0	0
Check CRC	32	19	0	0
Extract VPID	63	125	1	0
Extract VPID (when <b>SD Interface Bit Width</b> = 20)	86	138	24	0
Detect Format	189	212	0	0
Detect Format (when <b>SD Interface Bit Width</b> = 20)	193	213	0	0
Sync Streams	155	127	9	524
Sync Streams (level A to level B conversion)	235	362	74	9,344
Convert SD Bits	9	15	0	0

2014.08.18

UG-01125



Subscribe



Send Feedback

## Installation and Licensing

To evaluate the SDI II IP core using the OpenCore Plus feature, follow these steps in your design flow:

1. Install the SDI II IP core.
2. Create a custom variation of the SDI II IP core.
3. Implement the rest of your design using the design entry method of your choice.
4. Use the IP functional simulation model to verify the operation of your design.
5. Compile your design in the Quartus II software. You can also generate an OpenCore Plus time-limited programming file, which you can use to verify the operation of your design in hardware.

**Note:** For more information on IP functional simulation models, refer to the *Simulating Altera Designs* chapter in volume 3 of the *Quartus II Handbook*.

The default installation directory for the SDI II IP core on Windows is `c:\altera\<version>`; on Linux, it is `/opt/ altera<version>`.

You can obtain a license for the IP core only when you are completely satisfied with its functionality and performance, and want to take your design to production. After you purchase a license for the SDI II IP core, follow these steps:

1. Set up licensing.
2. Generate a programming file for the Altera device or devices on your board.
3. Program the Altera device or devices with the completed design.

### Related Information

[Simulating Altera Designs](#)

## OpenCore Plus IP Evaluation

Altera's free OpenCore Plus feature allows you to evaluate licensed MegaCore IP cores in simulation and hardware before purchase. You need only purchase a license for MegaCore IP cores if you decide to take your design to production. OpenCore Plus supports the following evaluations:

- Simulate the behavior of a licensed IP core in your system.
- Verify the functionality, size, and speed of the IP core quickly and easily.
- Generate time-limited device programming files for designs that include IP cores.
- Program a device with your IP core and verify your design in hardware

© 2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at [www.altera.com/common/legal.html](http://www.altera.com/common/legal.html). Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO  
9001:2008  
Registered



OpenCore Plus evaluation supports the following two operation modes:

- Untethered—run the design containing the licensed IP for a limited time.
- Tethered—run the design containing the licensed IP for a longer time or indefinitely. This requires a connection between your board and the host computer.

**Note:** All IP cores using OpenCore Plus in a design time out simultaneously when any IP core times out.

## Design Walkthrough

This walkthrough explains how to create an SDI II IP core design using the Quartus II software and IP Catalog. After you generate a custom variation of the SDI II IP core, you can incorporate it into your overall project.

This walkthrough includes the following steps:

1. [Creating a New Quartus II Project](#) on page 3-2
2. [Launching IP Catalog](#) on page 3-3
3. [Parameterizing the IP Core](#) on page 3-3
4. [Generating a Design Example and Simulation Testbench](#) on page 3-3
5. [Simulating the SDI II IP Core Design](#) on page 3-3

## Creating a New Quartus II Project

### Before you begin

You need to create a new Quartus II project with the **New Project Wizard**, which specifies the working directory for the project, assigns the project name, and designates the name of the top-level design entity.

To create a new project, perform the following steps.

1. From the Windows Start menu, select **Programs > Altera > Quartus II <version>** to run the Quartus II software. Alternatively, you can use the Quartus II Web Edition software.
2. On the **File** menu, click **New Project Wizard**.
3. In the **New Project Wizard: Directory, Name, Top-Level Entity** page, specify the working directory, project name, and top-level design entity name. Click **Next**.
4. In the **New Project Wizard: Add Files** page, select the existing design files (if any) you want to include in the project.<sup>(2)</sup> Click **Next**.
5. In the **New Project Wizard: Family & Device Settings** page, select the device family and specific device you want to target for compilation. Click **Next**.
6. In the **EDA Tool Settings** page, select the EDA tools you want to use with the Quartus II software to develop your project.
7. The last page in the **New Project Wizard** window shows the summary of your chosen settings. Click **Finish** to complete the Quartus II project creation.

---

<sup>(2)</sup> To include existing files, you must specify the directory path to where you installed the SDI II IP core. You must also add the user libraries if you installed the MegaCore IP Library in a different directory from where you installed the Quartus II software.

## Launching IP Catalog

To launch the IP Catalog in the Quartus II software, follow these steps:

1. On the Tools menu, click **IP Catalog**.
2. Expand the **Interface Protocols> Audio & Video** folder and double-click **SDI II** to launch the parameter editor.

The parameter editor prompts you to specify your IP variation name, optional ports, architecture features, and output file generation options. The parameter editor generates a top-level **.qsys** or **.qip** file representing the IP core in your project.

3. Click **OK** to display the SDI II IP core parameter editor.

## Parameterizing the IP Core

To parameterize your IP core, follow these steps:

1. Select the video standard.
2. Select **Bidirectional**, **Transmitter**, or **Receiver** interface direction.
3. Select **Combined Transceiver and Protocol**, **separate Transceiver** or **separate Protocol**, (for Arria V, Cyclone, and Stratix V devices only).
4. Turn on the necessary transceiver options, (for Arria V, Cyclone, and Stratix V devices only).
5. Turn on the necessary receiver options.

Some options may be grayed out, because they are not supported in the currently selected configuration.

6. Turn on the necessary transmitter options.  
Some options may be grayed out, because they are not supported in the currently selected configuration.
7. Select the example design options, (if you are generating the design example for Arria 10 devices).
8. Click **Finish**.

### Related Information

[SDI II IP Core Parameters](#) on page 3-6

## Generating a Design Example and Simulation Testbench

After you have parameterized the IP core, click **Generate Example Design** to create the following entities:

- design example— serves as a common entity for simulation and hardware verification.
- simulation testbench—consists of the design example entity and other non-synthesizable components. The example testbench and the automated script are located in the `<variation name>_example/simulation/verilog` or `<variation name>_example/simulation/vhdl` directory.

**Note:** Generating a design example can increase processing time.

You can now integrate your custom IP core variation into your design, simulate, and compile.

## Simulating the SDI II IP Core Design

After design generation, the files located in the `<variation name>_example/simulation/verilog` or `<variation name>_example/simulation/vhdl` directory are available for you to simulate your design.

The SDI II IP core supports the following EDA simulators listed in the table below.



Table 3-1: Supported EDA Simulators

Simulator	Supported Platform	Supported Language
ModelSim-SE	Windows/Linux	VHDL and Verilog HDL
ModelSim-Altera	Windows/Linux	Verilog
VCS/VCS MX	Windows/Linux	Verilog
Aldec Riviera-PRO	Linux	Verilog

To simulate the design using the ModelSim-SE or ModelSim-Altera simulator, follow these steps:

1. Start the simulator.
2. On the File menu, click **Change Directory > Select** *<variation name>\_example\_design/simulation/verilog* (for Verilog HDL language) or *\_example\_design/simulation/vhdl* (for VHDL language).
3. Run the provided **run\_sim.tcl** script. This file compiles the design and runs the simulation automatically. It provides a pass/fail indication on completion.

To simulate the design using the VCS/VCS MX simulator (in Linux), follow these steps:

1. Start the VCS/VCS MX simulator.
2. On the File menu, click **Change Directory > Select** *<variation name>\_example\_design/sdi\_ii/simulation/verilog*.
3. Run the provided **run\_vcs.sh** (for VCS) or **run\_vcsmx.sh** (for VCSMX) script. This file compiles the design and runs the simulation automatically. It provides a pass/fail indication on completion.

To simulate the design using the Aldec Riviera-PRO simulator, follow these steps:

1. Start the Aldec Riviera-PRO simulator.
2. On the File menu, click **Change Directory > Select** *<variation name>\_example\_design/sdi\_ii/simulation/verilog*.
3. Run the provided **run\_riviera.tcl** script. This file compiles the design and runs the simulation automatically. It provides a pass/fail indication on completion.

## Compiling the SDI II IP Core Design

To compile your design, click **Start Compilation** on the Processing menu in the Quartus II software. You can use the generated **.qip** file to include relevant files into your project.

You can find the design examples of the SDI II IP core in the *<variation name>\_example\_design/example\_design/<variation name>\_example\_design* directory. For the design example illustrations, refer to the *Design Examples* section.

**Note:** To create a new project using the generated design example, follow the steps in the *Creating a New Quartus II Project* section and add the design example **.qip** file in **step 4**.

### Related Information

- [Creating a New Quartus II Project](#) on page 3-2

- [Design Examples](#) on page 3-9

This section describes the following design examples:

- [Quartus II Help](#)  
More information about compilation in Quartus II software.

## Programming an FPGA Device

After successfully compiling your design, program the targeted Altera device with the Quartus II Programmer and verify the design in hardware.

For instructions on programming the FPGA device, refer to the *Device Programming* section in volume 3 of the Quartus II Handbook.

### Related Information

[Device Programming](#)

## Design Reference

This section describes the SDI II IP core parameters, signals, and files to help you configure your design. This section includes detailed description about the SDI II IP core design examples.

## SDI II IP Core Parameters

Table 3-2: SDI II IP Core Parameters

Parameter		Value	Description
Configura- tion Options	Video standard	SD-SDI, HD-SDI, 3G-SDI, HD-SDI dual link, Dual rate, Triple rate	<p>Sets the video standard.</p> <ul style="list-style-type: none"> <li>SD-SDI—disables option for line insertion and extraction, and CRC generation and extraction</li> <li>HD-SDI—enables option for in line insertion and extraction and CRC generation and extraction</li> <li>Dual or triple rate SDI—includes the processing blocks for both SD-SDI and HD-SDI standards. Logics for bypass paths and to automatically switch between the input standards are included.</li> </ul>
	SD interface bit width	10, 20	Selects the SD interface bit width. Only applicable for dual standard and triple standard.
	Direction	Birectional, Receiver, Transmitter	<p>Sets the port direction. The selection enables or disables the receiver and transmitter supporting logic appropriately.</p> <ul style="list-style-type: none"> <li>Bidirectional—instantiates both the SDI transmitter and receiver.</li> <li>Receiver—instantiates the SDI receiver</li> <li>Transmitter—instantiates the SDI transmitter.</li> </ul>
	Transceiver and/or Protocol	Combined, Transceiver, Protocol	<p>Selects the components.</p> <ul style="list-style-type: none"> <li>Transceiver—includes tx/rx_phy_mgmt/phy_adapter and hard transceiver. This option is useful if you want to use the same transceiver component to support both SDI and ASI IP cores.</li> <li>Protocol.</li> </ul> <p><b>Note:</b> This option is available only for Arria V, Cyclone V, and Stratix V devices.</p>

Parameter		Value	Description
<b>Transceiver Options</b> (3)	TX PLL dynamic switching	On, Off	<ul style="list-style-type: none"><li>On: Enable dynamic switching</li><li>Off: Disable dynamic switching</li></ul> <p>Turn on this option to instantiate two TX PLLs within the transceiver and allow dynamic switching between 1 and 1/1.001 data rates.</p>
	Transceiver reference clock frequency	148.5/148.35 MHz, 74.25/74.175 MHz,	Selects the transceiver reference clock frequency.  The <b>74.25/74.175 MHz</b> option is available only for HD-SDI and HD-SDI dual link video standards, and if you select <b>CMU</b> as the TX PLL.
	TX PLL type	CMU, ATX	Selects the transmitter PLL for TX or bidirectional ports.  ATX PLL is useful for bidirectional channels—you can use the ATX PLL as the transmitter PLL instead of the CMU PLL from another channel.  ATX PLL is only available in the Stratix V and Arria V GZ families

<sup>(3)</sup> These options are available only for Arria V, Cyclone V, and Stratix V devices.

Parameter	Value	Description
Receiver Options	Increase error tolerance level	<ul style="list-style-type: none"> <li>On: Error tolerance level = 15</li> <li>Off: Error tolerance level = 4</li> </ul> <p>Turn on this option to increase the error tolerance level for consecutive missed end of active videos (EAVs), start of active videos (SAVs), or erroneous frames.</p>
	CRC error output	<ul style="list-style-type: none"> <li>On: CRC monitoring (Not applicable for SD-SDI mode)</li> <li>Off: No CRC monitoring (saves logic)</li> </ul>
	Extract Video Payload ID (SMPTE 352M)	<ul style="list-style-type: none"> <li>On: Extract VPID</li> <li>Off: No VPID extraction (saves logic)</li> </ul> <p>It is compulsory to turn on this option for 3G-SDI, HD SDI dual link, and triple standard modes. The extracted VPID is required for consistent detection of the 1080p format.</p> <p>It is compulsory to turn on this option for the design example demonstration when you enable either the <b>Convert level A to level B (SMPTE 372M)</b> or <b>Convert level B to level A (SMPTE 372M)</b> option.</p>
	Convert level A to level B (SMPTE 372M)	<ul style="list-style-type: none"> <li>On: Converts level A (direct image format mapping) to level B (2 x SMPTE 292M HD-SDI mapping, including SMPTE 372M dual link mapping) for HD dual link receiver output.</li> <li>Off: No conversion</li> </ul> <p>This option is only available for HD-SDI dual link receiver.</p>
	Convert level B to level A (SMPTE 372M)	<ul style="list-style-type: none"> <li>On: Converts level B (2 x SMPTE 292M HD-SDI mapping including SMPTE 372M dual link mapping) to level A (direct image format mapping) for 3G-SDI or triple standard SDI receiver output.</li> <li>Off: No conversion</li> </ul> <p>This option is only available for 3G-SDI and triple standard SDI receiver.</p>
Transmitter Options	Insert payload ID (SMPTE 352M)	<ul style="list-style-type: none"> <li>On: Insert VPID</li> <li>Off: No VPID insertion (saves logic)</li> </ul>

Parameter		Value	Description
<b>Example Design Options</b> (4)	TX PLL type	CMU, ATX	Sets the transmitter PLL type for transmit and bidirectional ports.  ATX PLL is useful for bidirectional channels—you can use the ATX PLL as the transmitter PLL instead of the CMU PLL from another channel.
	TX PLL dynamic switching	On, Off	<ul style="list-style-type: none"> <li>On: Enable dynamic switching</li> <li>Off: Disable dynamic switching</li> </ul> <p>Turn on this option to instantiate two TX PLLs within the transceiver and allow dynamic switching between 1 and 1/1.001 data rates.</p> <p><b>Note:</b> This option is only available for TX or bidirectional ports, and all video standards except SD-SDI.</p>

## SDI II IP Core Component Files

**Table 3-3: Generated Files**

Table below describes the generated files and other files that might be in your project directory. The names and types of files vary depending on whether you create your design with VHDL or Verilog HDL.

Extension	Description
<i>&lt;variation name&gt;.v</i> or <i>.sv</i>	An IP core variation file, which defines a Verilog HDL description of the custom IP core. Instantiate the entity defined by this file inside your design. Include this file when compiling your design in the Quartus II software.
<i>&lt;variation name&gt;.sdc</i>	Contains timing constraints for your SDI variation.
<i>&lt;variation name&gt;.qip</i>	Contains Quartus II project information for your IP core variations.
<i>&lt;variation name&gt;.tcl</i>	Tcl script file to run in Quartus II software.

## Design Examples

This section describes the following design examples:

- Design examples for Arria 10 devices—provided in ACDS version 14.0A10
- Design examples for Arria V, Cyclone V, and Stratix V devices—provided in ACDS version 14.0

The entity for each design example is synthesizable.

### Design Examples for Arria 10 Devices

Figure below illustrates the generated design example entity and simulation testbench Arria 10 devices. This design example consists of two SDI channels, a video pattern generator, reconfiguration controller, and

<sup>(4)</sup> These options are available only for Arria 10 devices.


loopback path. One of the SDI block is the device under test (DUT), which is configured according to your parameterization.

For example, if you choose to generate SDI RX, the software instantiates an SDI TX block to serve as a video source. The loopback block (SDI duplex) is always instantiated in the design example for parallel loopback demonstration.

The PHY adapter in the generated example design is not included in the figure below to show how the signals are physically connected without the adapter. You may bypass the adapter in your own design to make this design simpler.

For Arria 10 devices, the transceiver is no longer wrapped inside the IP core, and TX PLL is no longer wrapped in the Transceiver PHY. You must generate these blocks separately in the example design.

Figure 3-1: Design Example Entity and Simulation Testbench for Arria 10 Devices



This design generates two transceiver PHY reset controllers—one for TX and one for RX. These reset controllers are connected to the transceiver to control the reset sequence. The PHY adapter controls the `rx_manual` and `rx_is_lockedto_data` input signals of the reset controller. If you want to bypass the PHY adapter, you must copy the assignment of these input signals in the `sdi_ii_phy_adapter.v` file to your design.

The table below describes how you should connect the input signals.



**Table 3-4: Connecting Input Signals**


Input Signal	Connection
<code>rx_manual</code>	Connect this signal to the <code>rx_ready</code> port of the PHY reset controller to avoid any disturbance from short interference after the receiver is locked.
<code>rx_is_lockedtodata</code>	Connect this signal to an output from a multiplexer between <code>rx_is_lockedtoref</code> and <code>rx_is_lockedtodata</code> ports from the transceiver with the <code>rx_set_locktoref</code> acting as the selector. The receiver operates in <code>locktoref</code> mode when it receives SD video data and <code>rx_is_lockedtodata</code> is not stable in this mode.

**Note:** The Transceiver Reconfiguration Controller that was used in the design examples for Arria V, Cyclone V, and Stratix V devices are not applicable for Arria 10 devices. The reconfiguration interface is now integrated into the transceiver and each of the transceiver should be paired with a reconfiguration controller if it requires reconfiguration.

### Design Examples for Arria V, Cyclone V, and Stratix V Devices


Figure below illustrates the generated design example entity and simulation testbench for Arria V, Cyclone V, and Stratix V devices. This design example consists of a video pattern generator, transceiver reconfiguration controller, reconfiguration management, loopback path, and various SDI blocks occupying two transceiver channels.

Figure 3-2: Design Example Entity and Simulation Testbench




**Figure 3-3: Design Example Entity and Simulation Testbench for Level A to Level B Conversion**

Figure below illustrates the generated design example entity and simulation testbench if you choose to generate HD SDI dual link receiver with level A to level B conversion option enabled.



**Figure 3-4: Design Example Entity and Simulation Testbench for Level B to Level A Conversion**

Figure below illustrates the generated design example entity and simulation testbench when you choose to generate 3G SDI or triple rate SDI receiver with level B to level A conversion option enabled.



## Design Example Components

The Arria V, Cyclone V, and Stratix V design examples for the SDI II IP core consist of the following components:

- Video pattern generator
- Transceiver reconfiguration controller
- Reconfiguration management
- Reconfiguration router

The Arria 10 design example for the SDI II IP core consists of the following components:

- Video pattern generator
- Transceiver reconfiguration controller
- Reconfiguration router

## Video Pattern Generator

The video pattern generator generates a colorbar or pathological pattern. The colorbar is preferable for image generation while the pathological pattern can stress the PLL and cable equalizer of the attached video equipment. You can configure the video pattern generator to generate various video formats.

**Table 3-5: Configuring the Video Pattern Generator to Generate Different Video Formats**

Table below lists the examples of how to configure the video pattern generator signals to generate a video format that you desire.

Example	Video Format	Interface	Signal		
			pattgen_tx_std	pattgen_tx_format	pattgen_dl_mapping
Example 1: Generate 1080i video format	1080i60	HD-SDI	2'b01	4'b0100	1'b0
	1080i60x2	HD-SDI dual link	2'b01	4'b0100	1'b0
		3Gb	2'b10	4'b0100	1'b0
Example 2: Generate 1080p video format	1080p30	HD-SDI	2'b01	4'b1100	1'b0
	1080p30x2	HD-SDI dual link	2'b01	4'b1100	1'b0
	1080p60	HD-SDI dual link	2'b01	4'b1100	1'b1
		3Ga	2'b11	4'b1100	1'b0
		3Gb	2'b10	4'b1100	1'b1

### Related Information

[Video Pattern Generator Signals](#) on page 3-23

## Transceiver Reconfiguration Controller

The transceiver reconfiguration controller reconfigures the transceivers. The transceiver reconfiguration controller in the Arria V, Cyclone V, and Stratix V design examples and the Arria 10 design example is used differently.

### Related Information

- [Transceiver Reconfiguration Controller Signals](#) on page 3-24
- [Modifying the Transceiver Reconfiguration Controller](#) on page 3-20

### *Transceiver Reconfiguration Controller for Arria 10*

For Arria 10 design examples, the reconfiguration interface is integrated into the Arria 10 Native PHY instance and TX PLL. Each transceiver and PLL contains an Avalon-MM reconfiguration interface that must be connected to this reconfiguration controller user logic.

## Transceiver Reconfiguration Controller for Arria V, Cyclone V, and Stratix V

For Arria V, Cyclone V, and Stratix V design examples, the transceiver reconfiguration controller allows you to change the device transceiver settings at any time. Any portion of the transceiver can be selectively reconfigured. Each portion of the reconfiguration requires a read-modify-write operation (read first, then write), in such a way by modifying only the appropriate bits in a register and not changing other bits. Prior to this operation, you must define the logical channel number and the streamer module mode.

You can perform a transceiver dynamic reconfiguration in these two modes:

- streamer module mode 1 (manual mode)—execute a series of Avalon<sup>®</sup> Memory-Mapped (Avalon-MM) write operation to change the transceiver settings. In this mode, you can execute a write operation directly from the reconfiguration management/router interface to the device transceiver registers.
- streamer module mode 0—use the **.mif** files to change the transceiver settings.

For read operation, after defining the logical channel number and the streamer module mode, the following sequence of events occur:

1. Define the transceiver register offset in the offset register.
2. Read the data register. Toggle the read process by setting bit 1 of the control and status register (CSR) to logic 1.
3. Once the busy bit in the CSR is cleared to logic 0, it indicates that the read operation is complete and the required data should be available for reading.

For write operation, after setting the logical channel number and the streamer module mode, the following sequence of events occur:

1. Define the transceiver register offset (in which the data will be written to) in the offset register.
2. Write the data to the data register. Toggle the write process by setting bit 0 of the CSR to logic 1.
3. Once the busy bit in the CSR is cleared to logic 0, it indicates that the transceiver register offset modification is successful.

For more information about the transceiver reconfiguration controller streamer module, refer to the Transceiver Reconfiguration Controller IP Core Overview chapter of the *Altera Transceiver PHY IP Core User Guide*.

### Related Information

#### [Altera Transceiver PHY IP Core User Guide](#)

More information about the transceiver reconfiguration controller streamer module.

## Reconfiguration Management

The reconfiguration management block (**sdi\_ii\_ed\_reconfig\_mgmt.v** and **sdi\_ii\_reconfig\_logic.v**) contains the reconfiguration user logic (a finite state machine) to determine the bits that needs to be modified, and selects the correct data to be written to the appropriate transceiver register through streamer module mode 1. It also provides handshaking between the SDI receiver and the transceiver reconfiguration controller. In this design, each reconfiguration block must interface with only one transceiver reconfiguration controller.

During the reconfiguration process, the logic first reads the data from the transceiver register that needs to be reconfigured and stores the data temporarily in a local register. Then, the logic overwrites only the appropriate bits of the data with predefined values and write the modified data to the transceiver register. Since only one transceiver register can be accessed at a time, the whole process repeats when reconfiguring other registers.

For multiple SDI channels reconfiguration, the logical channel number needs to be set appropriately for each channel and reconfiguration interface. For example, in the design example and simulation testbench figure, there are one SDI duplex, one SDI RX, and one SDI TX block. The number of reconfiguration interface for SDI duplex is 2 (one for channel and one for TX PLL), for SDI RX is 1 (for channel), for SDI TX is 2 (one for channel and one for TX PLL). The total number of reconfiguration interface required in the transceiver reconfiguration controller is 5. The table below lists the channel and transceiver reconfiguration controller interface numbers.

The logical channel number for the receiver in SDI duplex is 0 and the logical channel number for SDI RX is 2. The generated example design entity demonstrates this interface connection.

**Table 3-6: Channel Numbers Setting for Multiple SDI Channels Reconfiguration**

SDI Block	SDI Channel Number	Transceiver Reconfiguration Controller Interface Number
SDI Duplex	0	0 and 1
SDI RX	1	2
SDI TX	1	3 and 4

For more information about the logical channel number, refer to the Transceiver Reconfiguration Controller IP Core Overview chapter of the *Altera Transceiver PHY IP Core User Guide*.

#### Related Information

- [Reconfiguration Management Parameters](#) on page 3-27
- [Modifying the Reconfiguration Management](#) on page 3-21
- [Altera Transceiver PHY IP Core User Guide](#)  
More information about the logical channel number.

## Reconfiguration Router

The reconfiguration router (`sdi_ii_ed_reconfig_router.v`) connects multiple SDI instances to the reconfiguration management and transceiver reconfiguration controller blocks. The reconfiguration router receives all the interface signals between the transceiver reconfiguration controller and reconfiguration management, as well as SDI instances, and transmits the signals to their respective destinations.

The reconfiguration router converts reconfiguration related interface signals of multiple SDI instances and user interface to a single-wide data bus for the reconfiguration management and transceiver reconfiguration controller blocks. You can bypass this component if you want to implement designs that expands to more channels. The details are described in the *Expanding to Multiple Channels* section.

#### Related Information

- [Reconfiguration Router Signals](#) on page 3-28
- [Modifying the Reconfiguration Router](#) on page 3-22

## Avalon-MM Translators

The Avalon-MM Master Translator and Avalon-MM Slave Translator are Avalon-MM interface blocks that access the Transceiver Reconfiguration Controller registers. The translators are not SDI-specific and are automatically instantiated when the core interfaces with an Avalon-MM master or slave component.

If you want to bypass the Avalon MM translator in your design, connect `reconfig_mgmt_address[8:2]` from the reconfiguration management block to `reconfig_mgmt_address` from the Transceiver Reconfiguration Controller.

You can connect the other signals from the reconfiguration management block directly to the Transceiver Reconfiguration Controller.

- `reconfig_mgmt_waitrequest`
- `reconfig_mgmt_read`
- `reconfig_mgmt_readdata`
- `reconfig_mgmt_write`
- `reconfig_mgmt_writedata`

For more information about the Avalon-MM Translator functions, refer to the Qsys Interconnect chapter in volume 1 of the *Quartus II Handbook*.

### Related Information

- [Qsys Interconnect](#)  
More information about the Avalon-MM Translator functions.
- [Qsys System Design Components](#)  
More information about the Avalon interface.
- [Avalon Interface Specifications](#)

## Transceiver Dynamic Reconfiguration

The dual and triple standard SDI receivers (or receivers of duplex SDIs) require the transceiver dynamic reconfiguration feature to perform auto detection and locking to different SDI video rates. Transceiver dynamic reconfiguration reconfigures the transceivers to support the three SDI video standards (SD, HD and 3G).

**Note:** You need to perform transceiver dynamic reconfiguration on the SDI transmitter (or transmitters of duplex SDIs) if you want to use the TX PLL dynamic switching feature.

The dual and triple standard SDI use 11 times oversampling for receiving SD-SDI standard. As the rates for 3G-SDI and SD-SDI are the same, transceiver reconfiguration is not required when the video standard changes from 3G-SDI to SD-SDI and vice versa. Transceiver reconfiguration is only required when the video standard changes from 3G-SDI or SD-SDI to HD-SDI, and vice versa.

To perform transceiver dynamic reconfiguration, you need the transceiver reconfiguration controller and reconfiguration management/router blocks.



The following sequence of events occur when there is a change in the SDI receiver video standard:

1. The SDI receiver locks to 3G-SDI standard and detects the incoming video standard has changed from 3G-SDI to HD-SDI. The transceiver controller requests a reconfiguration.
2. The transceiver reconfiguration controller determines the appropriate settings to write based on the information from the transceiver controller. Then, it performs the read-modify-write operation to reconfigure the device transceiver.
3. Once the reconfiguration completes, the transceiver reconfiguration controller indicates to the SDI receiver that reconfiguration is complete.
4. The SDI receiver begin the process of locking to the incoming data.

## Expanding to Multiple Channels

The generated design example consists of two SDI channels, where the SDI duplex instance always occupy Channel 0 (Ch0), while the SDI instance at Channel 1 (Ch1) depends on your selection from the parameter editor. To expand and accommodate more channels, you must perform some modifications to the source files.

For example, when Ch0 is duplex, Ch1 is RX and TX, if you want to instantiate an additional SDI duplex instance at Channel 2 (Ch2), you need to make some modifications to the following components.

**Note:** This is only applicable for Arria V, Cyclone V, and Stratix V design examples. For Arria 10 design example, just duplicate another transceiver reconfiguration controller generated from the example design for the additional channel.

## Modifying the Transceiver Reconfiguration Controller

Perform the following changes to modify the transceiver reconfiguration controller:

- Edit the **Number\_of\_reconfig\_interfaces** parameter. This parameter specifies the total number of reconfiguration interfaces that connect to this block.
- Each channel or TX PLL needs one reconfiguration interface. Therefore, an SDI duplex or SDI TX mode requires two interfaces while an SDI RX mode requires only one interface. If you enable the **TX PLL Dynamic Switching** option, the SDI duplex or SDI TX mode requires three interfaces. The additional interface is for the additional TX PLL. For simplicity, assume this option is disabled.
- Determine the total number of reconfiguration interfaces required in your design and assign the parameter value accordingly. In this design example, the total number of reconfiguration interfaces is 7 (Ch0=2, Ch1=3 and Ch2=2).
- Link the `reconfig_to_xcvr` and `reconfig_from_xcvr` signals from the additional SDI duplex instance at Ch2. You must link the signals in the order of the logical channel number (`rx_log_ch_num` and `tx_log_ch_num`) in the reconfiguration logic source file (`sdi_ii_reconfig_logic.v`).
- In the design example that instantiates the transceiver reconfiguration controller, add the wire connection between the additional SDI duplex instance at Ch2 and the transceiver reconfiguration controller as shown below:

```
wire [ 139:0] reconfig_to_xcvr_du_ch2;
wire [ 91:0] reconfig_from_xcvr_du_ch2;
wire [ 139:0] reconfig_to_xcvr_tx_ch1;
wire [ 69:0] reconfig_to_xcvr_rx_ch1;
wire [ 91:0] reconfig_from_xcvr_tx_ch1;
wire [ 45:0] reconfig_from_xcvr_rx_ch1;
wire [ 139:0] reconfig_to_xcvr_du_ch0;
wire [ 91:0] reconfig_from_xcvr_du_ch0;
```

```
alt_xcvr_reconfig #(
    .number_of_reconfig_interfaces (7),
    ...
) u_reconfig (
    .reconfig_to_xcvr    ({reconfig_to_xcvr_du_ch2,
                           reconfig_to_xcvr_tx_ch1,
                           reconfig_to_xcvr_rx_ch1,
                           reconfig_to_xcvr_du_ch0}),
    .reconfig_from_xcvr  ({reconfig_from_xcvr_du_ch2,
                           reconfig_from_xcvr_tx_ch1,
                           reconfig_from_xcvr_rx_ch1,
                           reconfig_from_xcvr_du_ch0}),
);
```

## Modifying the Reconfiguration Management

Perform the following changes to modify the reconfiguration management:

- Edit the **Number\_of\_channels** parameter in **sdi\_ii\_ed\_reconfig\_mgmt.v**. This parameter value should be the total number of the SDI RX channels declared in the design. In this example, the NUM\_CHS is 3.
- Link the interface signals—**sdi\_rx\_start\_reconfig**, **sdi\_rx\_reconfig\_done**, and **sdi\_rx\_std**—between multiple SDI instances and reconfiguration management block. Link the interface signals—**sdi\_tx\_start\_reconfig**, **sdi\_tx\_reconfig\_done**, and **sdi\_tx\_pll\_sel**—between user and reconfiguration management block. You must link the signals in the order of the logical channel number (**rx\_log\_ch\_num** and **tx\_log\_ch\_num**) in the reconfiguration logic source file (**sdi\_ii\_reconfig\_logic.v**). For example:

```
wire tx_start_reconfig_ch2,tx_start_reconfig_ch1,tx_start_reconfig_ch0;
wire tx_pll_sel_ch2,tx_pll_sel_ch1,tx_pll_sel_ch0;
wire tx_reconfig_done_ch2,tx_reconfig_done_ch1,tx_reconfig_done_ch0;
wire rx_start_reconfig_ch2,rx_start_reconfig_ch1,rx_start_reconfig_ch0;
wire [1:0] rx_std_ch2, rx_std_ch1,rx_std_ch0;
wire rx_reconfig_done_ch2,rx_reconfig_done_ch1,rx_reconfig_done_ch0;
```

```
sdi_ii_ed_reconfig_mgmt #(
    . NUM_CHS (3),
) u_reconfig_mgmt (
    .sdi_tx_start_reconfig (tx_start_reconfig_ch2,
tx_start_reconfig_ch1,tx_start_reconfig_ch0),
    .sdi_tx_pll_sel    (tx_pll_sel_ch2,tx_pll_sel_ch1,tx_pll_sel_ch0),
    .sdi_tx_reconfig_done (tx_reconfig_done_ch2,
tx_reconfig_done_ch1,tx_reconfig_done_ch0),
    .sdi_rx_start_reconfig (rx_start_reconfig_ch2,
rx_start_reconfig_ch1,rx_start_reconfig_ch0),
    .sdi_rx_std    (rx_std_ch2,rx_std_ch1,rx_std_ch0),
    .sdi_rx_reconfig_done (rx_reconfig_done_ch2,
rx_reconfig_done_ch1,rx_reconfig_done_ch0)
)
```

- In the reconfiguration logic source file, the default setting for the wire **rx\_log\_ch\_num** is 0 and 2 for channel 0 and channel 1, respectively. The default setting for the wire **tx\_log\_ch\_num** is 0 and 2 (duplex) or 3 (TX) for channel 0 and channel 1, respectively. These numbers are referring to the **Number\_of\_channels** parameter value that was set in transceiver reconfiguration controller. Hence, the logical channel number for each SDI channel is as listed in the table below.

Table 3-7: Logical Channel Number For Each SDI Channel

SDI Channel	Direction	Number of Reconfiguration Interfaces	Logical Channel Number
0	Duplex	2	<ul style="list-style-type: none"> <li>0: RX/TX channel</li> <li>1: Tx PLL</li> </ul>
1	RX and TX	3 (1 for RX and 2 for TX)	<ul style="list-style-type: none"> <li>2: RX channel</li> <li>3: TX channel</li> <li>4: TX PLL</li> </ul>
2	Duplex	2	<ul style="list-style-type: none"> <li>5: RX/TX channel</li> <li>6: TX PLL</li> </ul>

- Edit the reconfiguration logic source file to assign the logical channel number for the additional SDI duplex instance, which occupies the SDI Ch2. The logical channel number specified in the source file is the reconfiguration interface that is intended for dynamic reconfiguration. For example, if TX channel is intended for dynamic reconfiguration, `tx_log_ch_num[2]` should be 5.

```
wire [7:0] rx_log_ch_num [0:NUM_CHS-1];
    assign rx_log_ch_num[0] = 8'd0; // Duplex Rx channel share same
                                logical channel number with Tx
    assign rx_log_ch_num[1] = 8'd2; // Rx channel
    assign rx_log_ch_num[2] = 8'd5; // Duplex Rx channel

wire [7:0] tx_log_ch_num [0:NUM_CHS-1];
    assign tx_log_ch_num[0] = 8'd0; // Duplex Tx channel share same
                                logical channel number with Rx
    assign tx_log_ch_num[1] = 8'd3; // Tx channel
    assign tx_log_ch_num[2] = 8'd5; // Duplex Tx channel
```

#### Related Information

##### [Altera Transceiver PHY IP Core User Guide](#)

More information about the transceiver reconfiguration controller logical channel numbering.

### Modifying the Reconfiguration Router

For ease of implementation, you can bypass this block by connecting the interface signals—`reconfig_to_xcvr`, `reconfig_from_xcvr`, `sdi_rx_start_reconfig`, `sdi_rx_reconfig_done`, `sdi_rx_std`,

`sdi_tx_start_reconfig`, `sdi_tx_reconfig_done`, and `sdi_tx_pll_sel`—directly between the SDI instance and the transceiver reconfiguration controller or the reconfiguration management.

## Video Pattern Generator Signals

**Table 3-8: Video Pattern Generator Top Level Signals**

Table below lists the input signals for the video pattern generator. The listed signals are exported at the top level of the design example. Other signals—that are not exported—connect within the design example entity.

Signal	Width	Direction	Description
<code>pattgen_tx_std</code>	2	Input	Transmit video standard. <ul style="list-style-type: none"> <li>00: SD-SDI</li> <li>01: HD-SDI or HD-SDI dual link</li> <li>10: 3G-SDI level B</li> <li>11: 3G-SDI level A</li> </ul>
<code>pattgen_tx_format</code>	4	Input	Transmit video format. <ul style="list-style-type: none"> <li>0000: SMPTE259M 525i</li> <li>0001: SMPTE259M 625i</li> <li>0100: SMPTE274M 1080i60</li> <li>0101: SMPTE274M 1080i50</li> <li>0110: SMPTE274M 1080p24</li> <li>0111: SMPTE296M 720p60</li> <li>1000: SMPTE296M 720p50</li> <li>1001: SMPTE296M 720p30</li> <li>1010: SMPTE296M 720p25</li> <li>1011: SMPTE296M 720p24</li> <li>1100: SMPTE274M 1080p30</li> <li>1101: SMPTE274M 1080p25</li> <li>1110: SMPTE274M 1080sF24</li> <li>Others: Reserved for future use</li> </ul>
<code>pattgen_dl_mapping</code>	1	Input	Dual link mapping. Set to 1 for HD-SDI dual link and 3Gb transmit video standard only.
<code>pattgen_ntsc_paln</code>	1	Input	Transmit rate. <ul style="list-style-type: none"> <li>0: PAL (1) rate. For example, 1080p30</li> <li>1: NTSC (1/1.001) rate. For example, 1080p29.97.</li> </ul> This input ignores all SD video formats (525i, 625i) and certain HD video formats that do not support NTSC rate (1080i50, 720p50, 720p25, 1080p25).
<code>pattgen_bar_100_75n</code>	1	Input	Generate color bars. <ul style="list-style-type: none"> <li>0: 75% color bars</li> <li>1: 100% color bars</li> </ul>
<code>pattgen_patho</code>	1	Input	Set to 1 to generate pathological pattern.

Signal	Width	Direction	Description
pattgen_blank	1	Input	Set to 1 to generate black signal.
pattgen_no_color	1	Input	Set to 1 to generate bars with no color.
pattgen_sgmt_frame	1	Input	Set to 1 to generate segmented frame picture for tx_ format: <ul style="list-style-type: none"> <li>0100: SMPTE274M 1080sF30</li> <li>0101: SMPTE274M 1080sF25</li> </ul>

**Related Information**

[Video Pattern Generator](#) on page 3-16

## Transceiver Reconfiguration Controller Signals

**Table 3-9: Transceiver Reconfiguration Controller Signals for Arria V, Cyclone V, and Stratix V Devices**

Table below lists the input signals for the transceiver reconfiguration controller. The listed signals are exported at the top level of the design example. Other signals—that are not exported—connects within the design example entity.

Signal	Width	Direction	Description
reconfig_clk	1	Input	Clock signal for the transceiver reconfiguration controller and reconfiguration management/router. Refer to the transceiver reconfiguration controller section in the Altera Transceiver PHY IP User Guide for information about the frequency range.
reconfig_rst	1	Input	Reset signal for the transceiver reconfiguration controller and reconfiguration management/router. This signal is active high and level sensitive.

**Table 3-10: Transceiver Reconfiguration Controller Signals for Arria 10 Devices**

The table below describes the signals available for the reconfiguration controller.

Signal	Width	Direction	Description
xcvr_reconfig_clk	1	Input	Clock signal for reconfiguration user logic. This clock must share the same clock source as reconfig_clk in the transceiver.
xcvr_reconfig_rst	1	Input	Reset signal for reconfiguration user logic. This signal is active high and level sensitive. This reset signal must share the same reset source as reconfig_reset in the transceiver.
xcvr_reconfig_write	1	Output	Write enable signal. Connect this signal to reconfig_write in the transceiver.

Signal	Width	Direction	Description
<code>xcvr_reconfig_read</code>	1	Output	Read enable signal. Connect this signal to <code>reconfig_read</code> in the transceiver.
<code>xcvr_reconfig_address</code>	10	Output	Reconfiguration address. Connect this signal to <code>reconfig_address</code> in the transceiver.
<code>xcvr_reconfig_writedata</code>	32	Output	A 32-bit data write bus. Connect this bus to <code>reconfig_writedata</code> in the transceiver.
<code>xcvr_reconfig_readdata</code>	32	Input	A 32-bit data read bus. This signal returns valid data from the transceiver after a read operation. Connect this bus to <code>reconfig_readdata</code> in the transceiver.
<code>xcvr_reconfig_waitrequest</code>	1	Input	Status signal from the transceiver that indicates that the Avalon-MM interface is busy. Connect this signal to <code>reconfig_waitrequest</code> in the transceiver.
<code>cdr_reconfig_sel</code>	2	Input	Signal to specify which data rate the CDR should be configured to. Connect this signal to <code>rx_std</code> in the SDI II IP core.
<code>cdr_reconfig_req</code>	1	Input	Request signal to start the CDR dynamic reconfiguration. Connect this signal to <code>rx_sdi_start_reconfig</code> in the SDI II IP core.
<code>cdr_reconfig_busy</code>	1	Output	Status signal that indicates that CDR reconfiguration is taking place. Connect this signal to <code>rx_sdi_reconfig_done</code> in the SDI II IP core.
<code>pll_sel</code>	1	Input	Signal to specify which TX PLL to use. This signal must share the same source as <code>pll_select</code> signal in the transceiver PHY reset controller.
<code>pll_sw_req</code>	1	Input	Request signal to start the PLL switching dynamic reconfiguration. <b>Note:</b> Do not assert this signal when other reconfiguration signals are busy, for example <code>cdr_reconfig_busy</code> .



Signal	Width	Direction	Description
pll_busy	1	Output	Status signal that indicates that the PLL switching process is taking place.
external_avmm_master_req	1	Input	Request signal from the external Avalon-MM master. Tie this signal to 0 if you do not use the external Avalon-MM master.
reconfig_write_from_ext_avmm_master	1	Input	Write enable signal. Connect this signal to the write signal of the external Avalon-MM master if you have one in your design.
reconfig_read_from_ext_avmm_master	1	Input	Read enable signal. Connect this signal to the read signal of the external Avalon-MM master if you have one in your design.
reconfig_address_from_ext_avmm_master	10	Input	Reconfiguration address. Connect this signal to the reconfig address bus of the external Avalon-MM master if you have one in your design.
reconfig_writedata_from_ext_avmm_master	32	Input	A 32-bit data write bus. Connect this bus to the reconfig data write bus of the external Avalon-MM master if you have one in your design.
reconfig_readdata_from_ext_avmm_master	32	Output	A 32-bit data read bus. Connect this bus to the reconfig data read bus of the external Avalon-MM master if you have one in your design.
reconfig_waitrequest_from_ext_avmm_master	1	Output	Status signal that indicates that the Avalon-MM is busy. Connect this signal to the waitrequest signal of the external Avalon-MM master if you have one in your design.  <b>Note:</b> Do not issue any Avalon commands when this signal is high.

#### Related Information

- [Transceiver Reconfiguration Controller](#) on page 3-16  
The transceiver reconfiguration controller reconfigures the transceivers. The transceiver reconfiguration controller in the Arria V, Cyclone V, and Stratix V design examples and the Arria 10 design example is used differently.
- [Modifying the Transceiver Reconfiguration Controller](#) on page 3-20
- [Altera Transceiver PHY IP Core User Guide](#)  
More information about the transceiver reconfiguration controller frequency range.

## Reconfiguration Management Parameters

**Table 3-11: Reconfiguration Management Parameters**

Table below lists the parameters for reconfiguration management.

Parameter	Value	Description
NUM_CHS	1 (minimum)	Number of channels required to do reconfiguration
FAMILY	<ul style="list-style-type: none"><li>• Arria V</li><li>• Arria V GZ</li><li>• Cyclone V</li><li>• Stratix V</li></ul>	Supported device family
DIRECTION	<ul style="list-style-type: none"><li>• tx</li><li>• rx</li><li>• du</li></ul>	<p>Direction of the core selected in parameter editor. This parameter affects the logical channel number assigned in the generated example design.</p> <p>If you are making any changes to the design, please ignore this parameter and assign the logical channel number correctly.</p> <p>Refer to <i>Expanding to Multiple Channels</i> section to know how to assign the logical channel number.</p>
VIDEO_STANDARD	<ul style="list-style-type: none"><li>• tr</li><li>• dl</li></ul>	<p>Current video standard.</p> <p>Specify <i>dl</i> for HD dual-link or <i>tr</i> for other standards.</p>

### Related Information

- [Reconfiguration Management](#) on page 3-17
- [Modifying the Reconfiguration Management](#) on page 3-21



## Reconfiguration Router Signals

**Table 3-12: Reconfiguration Router Top Level Signals**

Table below lists the signals for the reconfiguration router. The listed signals are exported at the top level of the design example. Other signals—that are not exported—connects within the design example entity.

Signal	Width	Direction	Description
<code>chl_&lt;direction&gt;_tx_start_reconfig</code>	1	Input	<p>Dynamic reconfiguration request signal for TX PLL dynamic switching at transmitter or duplex instance at channel 1.</p> <p>This signal is only available if you turn on the TX PLL Dynamic Switching option.</p> <p>Refer to the <a href="#">TX PLL Dynamic Switching</a> for the usage requirement.</p>
<code>chl_&lt;direction&gt;_tx_pll_sel</code>	1	Input	<p>TX PLL select signal for TX PLL dynamic switching at transmitter or duplex instance at channel 1. This signal is also connected to <code>xcvr_refclk_sel</code> signal of the SDI instance.</p> <p>This signal is only available if you turn on the TX PLL Dynamic Switching option.</p> <p>Refer to the <a href="#">TX PLL Dynamic Switching</a> for the usage requirement.</p>
<code>chl_&lt;direction&gt;_tx_reconfig_done</code>	1	Output	<p>Dynamic reconfiguration acknowledge signal for TX PLL dynamic switching at transmitter or duplex instance at channel 1.</p> <p>This signal is only available if you turn on the TX PLL Dynamic Switching option.</p>

### Related Information

- [Reconfiguration Router](#) on page 3-18
- [Modifying the Reconfiguration Router](#) on page 3-22

2014.08.18

UG-01125

 [Subscribe](#)  [Send Feedback](#)


The SDI II IP core implements a transmitter, receiver, or full-duplex interface. The SDI II IP core consists of the following components:

- Protocol block—transmitter or receiver
- Transceiver blocks—PHY management & adapter and hard transceiver

In the MegaWizard Plug-In Manager, you can specify either protocol, transceiver, or combined blocks for your design. For example, if you have multiple protocol blocks in a design, you can multiplex them into one transceiver.

The modular hierarchy design allows you to remove or reuse each submodule within the components across different video standards. The transmitter and receiver data paths are independent from each other.

**Figure 4-1: SDI II IP Core Block Diagram**



## Protocol

The protocol block handles the SDI-specific parts of the core and generally operates on a parallel domain data.

© 2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at [www.altera.com/common/legal.html](http://www.altera.com/common/legal.html). Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO  
9001:2008  
Registered

## Transmitter


The transmitter performs the following functions:

- HD-SDI LN insertion
- HD-SDI CRC generation and insertion
- VPID (video payload identification) insertion
- Matching timing reference signal (TRS) word
- Clock enable signal generation
- Scrambling and non-return-zero inverted (NRZI) coding

The block diagrams below illustrate the SDI II IP core transmitter (simplex) data path for each supported video standard.

For more information about the function of each submodules, refer to the *Submodules* section.

**Figure 4-2: SD-SDI Transmitter Data Path Block Diagram**



**Figure 4-3: HD/3G-SDI Transmitter Data Path Block Diagram**




Figure 4-4: Dual Rate SDI Transmitter Data Path Block Diagram




Figure 4-5: Triple Rate SDI Transmitter Data Path Block Diagram





Figure 4-6: Dual Link HD-SDI Transmitter Data Path Block Diagram

**Related Information**

**Submodules** on page 4-9

**Receiver**

The receiver performs the following functions:

- Video standard detection
- Video rate detection
- NRZI decoding and descrambling
- Word alignment
- Demultiplex data links
- Video timing flags extraction
- HD-SDI LN extraction
- HD-SDI CRC
- VPID extraction
- Synchronizing data streams
- Accessing transceiver
- Identifying and tracking of ancillary data

The block diagrams below illustrate the SDI II IP core receiver (simplex) data path for each supported video standard.

Figure 4-7: SD-SDI Receiver Data Path Block Diagram




Figure 4-8: HD-SDI Receiver Data Path Block Diagram




Figure 4-9: 3G-SDI Receiver Data Path Block Diagram




Figure 4-10: Dual Rate SDI Receiver Data Path Block Diagram




Figure 4-11: Triple Rate SDI Receiver Data Path Block Diagram






Figure 4-12: Dual Link HD-SDI Receiver Data Path Block Diagram





For bidirectional or duplex mode, the protocol and PHY management & adapter blocks remain the same for each direction, except the hard transceiver, which is configured in duplex mode. The figure below illustrates the data path of a SD-SDI duplex mode.

**Figure 4-13: SD-SDI Duplex Mode Block Diagram**



## Transceiver

The transceiver block consists of two components—PHY management & adapter and hard transceiver. These two components handle the serial transport aspects of the SDI.

For the Arria 10 devices, the SDI II IP core no longer provides the transceiver, and the TX PLL is no longer wrapped in the transceiver PHY. You must generate the transceiver and the TX PLL separately.

The hard transceiver uses the Altera Native PHY IP Core for the following devices:


- Arria V (**altera\_xcvr\_native\_av\_hw.tcl**)
- Stratix V (**altera\_xcvr\_native\_sv\_hw.tcl**)
- Cyclone V (**altera\_xcvr\_native\_cv\_hw.tcl**)

The SDI II IP core instantiates the PHY IP core using the Tcl file associated with each device.

The block diagram below illustrates the Native PHY IP core setup in the SDI II IP core (duplex) data path.

**Figure 4-14: Altera Native PHY IP Core Setup in Duplex Mode**

The Altera Native PHY IP Core does not include an embedded reset controller and an Avalon-MM interface. This PHY IP core exposes all signals directly as ports. To implement reset functionality for a new IP core, the transceiver reset controller is required to handle all the transceiver reset sequencing. The transceiver reset controller controls the embedded reset controller and also manages additional control options such as automatic or manual reset recovery mode.



#### Related Information

##### [Altera Transceiver PHY IP Core User Guide](#)

More information about the Altera Native PHY IP Core.

## Submodules

You can reuse the submodules in the protocol and transceiver components across different video standard. The SDI II IP core consists of the following submodules:

- Insert Line
- Insert/Check CRC
- Insert VPID
- Match TRS
- Scrambler
- Tx Oversample
- Rx Oversample

- Detect Video Standard
- Detect 1 & 1/1.001 Rates
- Transceiver Controller
- Descrambler
- TRS Aligner
- 3Gb Demux
- Extract Line
- Extract VPID
- Detect Format
- Sync Streams
- Convert SD Bits

## Insert Line


The HD-SDI has the option to include line numbers along with the video data. This information is in the end of active video (EAV) extension words of the data stream as defined in the SMPTE292M specification. The line number is 11 bits wide and spreads over two SDI words to utilize the SDI legal data space.

This submodule takes the 11 bits line number data value, correctly encodes them, and inserts them into the 10-bit stream. The line number value is user-defined. The top level port signal is `tx_ln [10:0]` and `tx_ln_b [10:0]` for link B in 3G and HD dual link modes. You also have the option to enable or disable this feature using the `tx_enable_ln` signal on the top level port. The same line number value is inserted into both video channels. Two of these submodules are required for Y and C channels.

The Match TRS submodule indicates to this submodule when to insert the values into the stream.

**Figure 4-15: Line Number Insertion and Signal Requirements**

Figure below illustrates the line number insertion and signal requirements. For a correct line insertion, assert the `tx_trs` signal for the first word of both EAV and start of active video (SAV) TRS.



## Insert/Check CRC

The HD-SDI can optionally include a line-based CRC code, which makes up two of the EAV extension words as defined in the SMPTE292M specification.

This submodule calculates the CRC based on the LFSR approach in the SMPTE specification. Note that you can configure this submodule to either insert or check the CRC.

For the transmitter, the core formats and inserts the CRC into two CRC EAV extension words—CRC0 and CRC1. The Match TRS submodule indicates to this submodule when to calculate, reset, and insert the CRC into the stream. For correct CRC generation and insertion, assert the `tx_trs` signal for the first word of both

EAV and SAV TRS as shown in the [Insert Line](#) timing diagram. Perform CRC insertion only when the top level port, `tx_enable_crc`, is set to logic 1.

For the receiver, the core checks the CRC against the value of CRC0 and CRC1 that appear in the incoming stream. If there is a mismatch between the locally calculated value and the value in the stream, this submodule indicates an error. The Match TRS submodule indicates when the CRC0 and CRC1 words are present in the incoming data stream.

## Insert VPID

The SMPTE352M specification defines an ancillary packet type that provides specific information about the video payload carried by a digital interface. These VPID packets carry information such as the interface type, sampling structure, component bit depth, and picture update rate. Recent SMPTE interfaces such as dual link HD-SDI and 3G-SDI require the VPID packets because it is very difficult to properly interpret the video data without the packet information from the VPID packets.

The VPID packet must be on specific video lines locations at the beginning of the horizontal ancillary (HANC) space, which is right after the EAV, or CRC words that follow the EAV on the interfaces using CRC words.

**Table 4-1: VPID Packet Location**

Video Format	Field	Line Number
525i	1	13
	2	276
625i	1	9
	2	322
1080i	1	10
	2	572
525p	—	13
625p	—	9
720p	—	10
1080p	—	10

For dual link HD-SDI interface, the VPID packets are placed only in the Y data stream of both links. This submodule in the transmitter data path modifies the Y data stream that passes through.

**Note:** This submodule introduces a latency of a few clock cycles. The C data stream is delayed by a few clock cycles to keep it synchronized with the Y data stream.

The following rules apply for inserting and overwriting VPID packets:

- Rule 1: If there is no ancillary packet at the beginning of the HANC space on a line where the VPID packet is supposed to occur, the submodule inserts the VPID packet at the beginning of the HANC space.
- Rule 2: If there is an existing VPID packet at the beginning of the HANC space on a line where the VPID packet is supposed to occur, the submodule overwrites the packet with the new VPID information if the `tx_vpid_overwrite` signal is high. If the `tx_vpid_overwrite` signal is low, no overwrite takes place.
- Rule 3: If there is a different type of ancillary packet or multiple ancillary packets at the beginning of the HANC space on a line where the VPID packet is supposed to occur, the submodule does not overwrite the existing ancillary packet(s). Instead, it looks for empty space in the HANC space to insert the VPID packet after the existing ancillary packet(s). If it finds a VPID packet later in the HANC space before it finds an empty space, it overwrites the existing VPID packet with the new data if the `tx_vpid_overwrite` signal is high. If the `tx_vpid_overwrite` signal is low, no overwrite takes place.


For correct VPID insertion, assert the `tx_trs` signal for the first word of both EAV and SAV TRS as shown in the [Insert Line](#) timing diagram.

## Match TRS

This submodule indicates that the current word is a particular TRS word in both the transmitter and receiver. This submodule has the following features:

- Decodes synchronous pulse information (generate F, V, H and AP signals).
- Indicates availability of new synchronous information (a strobe when new synchronous values are seen)
- Indicates the line number EAV extension words (for HD only)
- Indicates the CRC EAV extension words (for HD only)
- Indicates when the CRC should run and when the CRC should reset (for HD only)
- Indicates when the horizontal blanking region starts

**Figure 4-16: Match TRS Output Signals Relative to the Video Data Stream**



## Scrambler

The SMPTE259M and SMPTE292M specifications define a common channel coding for both SD-SDI and HD-SDI. This channel coding consists of a scrambling function ( $G1(X) = X9 + X4 + 1$ ), followed by NRZI encoding ( $G2(X) = X + 1$ ).

The scrambling submodule implements the channel coding by iteratively applying the scrambling and NRZI encoding algorithm to each bit of the output data, processing the LSB first. The code handles both the SD transmit data (10 bits wide) and HD data (20 bits wide).

## TX Sample

This submodule transmits oversampling block by repeating each bit of the input word a given number of times and constructs the output words. This submodule relies on the fact that the input data is only valid on  $1/x$  of the clock cycles, where  $x$  is the oversampling factor. Both the input and output words are clocked from the same clock domain.

This submodule is required for oversampling SD-SDI by 11 times in single SD-SDI, dual and triple rate SDI, as well as oversampling HD-SDI by 2 times in single HD-SDI (with 2x oversampling mode enabled) and dual and triple rate SDI.

## Clock Enable Generator

The clock enable generator is a simple logic that generates a clock enable signal, which serves as a data valid signal, `tx_datain_valid` for the incoming video data signal, `tx_datain`. The video data signal is based on the incoming video standard signal, `tx_std`. The transmit parallel clock, `tx_pclk`, can be a single frequency of either 148.5 MHz or 148.35 MHz.


The clock enable generator generates a clock signal in the following conditions:

- If the `tx_datain` signal is SD—generate a `tx_datain_valid` pulse every 5th and 11th clock cycle of the `tx_pclk` domain.
- If the `tx_datain` signal is HD—generate a `tx_datain_valid` pulse every other clock cycle of the `tx_pclk` domain.
- If the `tx_datain` signal is neither SD nor HD—the `tx_datain_valid` pulse remains high for 3G.



**Figure 4-17: Triple Rate Transmit Clocking Scheme**

Figure below illustrates the behavior of the `tx_datain_valid` pulse in each video standard.



## RX Sample

This submodule extracts data from the oversampled incoming data stream. In oversampling schemes, each bit is repeated many times. For example, a stream of 0 1 0 1 may look like 000111000111 at the oversample clock or data rate.

This submodule examines the incoming data stream for logic transitions. These transitions mark the boundaries of the incoming data bit. It is desirable to extract a sample at a point between these two boundaries. This submodule identifies a transition, then extracts the sample *X* clocks after this transition. When no transitions are present in the incoming data stream, the submodule uses knowledge of oversampling rate to continuously sample the incoming data at a particular rate. When the next transition is present, the scheme resets and the sampling aligns to this new transition.

**Table 4-2: Sampling Process**

The submodule executes the sampling process in the following manner.

Step	Process	Description
1	Detect transitions in the incoming data.	<p>The first part of the code detects the transitions in the incoming data. This detection is done by comparing adjacent bits in the incoming data word. This process generates a word that indicates the position of the transitions in the data</p> <p>Example:</p> <pre>Data in = 1100000111 Transition = 0100001000</pre>

Step	Process	Description
2	Generate a <code>sample_now</code> data by using the transition data.	<p>The submodule generates a <code>sample_now</code> bus from the transition bus and the <code>sample_mask</code>. Since the data is not sampled at the transition point, the submodule applies an offset to which bit it selects using the sample mask. The sample mask gives the position of the desired sample relative to the transition point.</p> <p>Example:</p> <pre>Data in = 1100000111 Transition = 0100001000 Sample now = 0000100001</pre>
3	Select and place the data bits in the shift register.	<p>If a bit in the <code>sample_now</code> bus is set, the corresponding bit in the data input word is selected and placed into a shift register. For instance, if <code>sample_now[4]</code> is set, the submodule places the value of <code>din[4]</code> into the shift register.</p> <p>Example:</p> <pre>Data in = 1100000111 Transition = 0100001000 Sample now = 0000100001 Data to shift reg = xxxx0xxxx1</pre>
4	Remove the data bits from the shift register and construct a parallel word.	The submodule removes samples from the shift register one at a time and places them into consecutive bits in the output word.
5	Assert <code>dout_valid</code> bit.	The submodule asserts this bit to indicate that the word is complete and ready for the downstream system to process.

## Detect Video Standard

This submodule performs coarse rate detection on the incoming video stream for dual or triple rate SDI. This scheme is required so the SDI II IP core can reprogram the transceivers to the correct settings for the video standard that is present at the input.

The submodule executes the detection process in the following manner:

1. Look for transitions in the incoming data words by comparing each bit with the adjacent bit in the incoming word. Then, generate a bus with one bit set for each transition or edge seen.
2. Count the number of bit sets in the bus and return a value, which represents the number of edges present in a particular input data word.
3. Count the total number of edges seen over a given number of input words using an accumulator. Then, add the number of transitions seen in the current input word to a running total of transitions seen since the accumulator was reset.
4. Compare the total number of edges with a fixed set of values determined by experimentation. The actual thresholds are relative to the data rates of the three standards.



This submodule asserts the `rate_detect_done` flag to indicate to the transceiver controller submodule that rate detection has been performed. This approach is further described in the *Transceiver Controller* section.

#### Related Information

[Transceiver Controller](#) on page 4-16

## Detect 1 and 1/1.001 Rates

This submodule indicates if the incoming video stream is running at PAL (1) or NTSC (1/1.001) rate. The output port signal, `rx_clkout_is_ntsc_paln` is set to 0 if the submodule detects the incoming stream as PAL (148.5 MHz or 74.25 MHz recovered clock) and set to 1 if the incoming stream is detected as NTSC (148.35 MHz or 74.175 MHz recovered clock).

For correct video rate detection, you must set the top level port signal, `rx_coreclk_is_ntsc_paln`, to the following bit:

- 0 if the `rx_coreclk` signal is 148.5 MHz or 74.25 MHz
- 1 if the `rx_coreclk` signal is 148.35 MHz or 74.175 MHz

## Transceiver Controller

The transceiver controller controls the transceiver to achieve the desired receiver functionality for the SDI.

When the interface receives SD-SDI, the transceiver receiver PLL locks to the receiver reference clock.

When the interface receives HD-SDI, the transceiver receiver PLL is first trained by locking to the receiver reference clock. When the PLL is locked, it can then track the actual receiver data rate. If a period of time passes without a valid SDI signal, the PLL is retrained with the reference clock and the process repeats.

The transceiver controller uses a different approach to detect the incoming video standard. Instead of setting the core to each of the standards and waiting to see if lock is achieved, the core directly analyses the incoming stream and try to determine the rate. This is done by looking at the edge density, or by number of transitions in the incoming stream as described in the *Detect Video Standard* section.

Firstly, the core is set into 3G mode (transceiver running at 2.97 Gbps) and in lock-to-refclk (LTR) mode. It is essentially running in a fixed frequency sampling mode. The core examines for transitions in the data stream. The number of transitions in the incoming stream is counted over a fixed period of time and is determined in the following manner:

- If the incoming stream is 3G, you would see X number of transitions.
- If the incoming stream is HD (1.485 Gbps), you would see X/2 transitions.
- If the incoming stream is SD, you would see X/11 transitions.

Compare the edge count value with a number of fixed values that correspond to the thresholds of the video standards. This approach works because the scrambling algorithm in the SDI guarantees a maximum and a minimum number of transitions in the SDI stream.

The output of this circuit determines if the transceiver requires dynamic reconfiguration to a new mode. The dual and triple rate SDI core uses 11x oversampling for the reception of SD-SDI. This means that you require only two transceiver setups since the rates for 3G-SDI and 11x SD-SDI are the same.

The transceiver controller uses the presence (or absence) of TRSs on the stream to determine if the SDI signal is correctly received. The detect format submodule indicates to the transceiver controller that the receiver is acquiring some valid SDI samples when it detects a single and valid TRS. The transceiver controller

only deasserts this flag when it does not detect any EAV sequences within the number of consecutive lines specified. At this point, the transceiver controller state machine resets and performs the relock algorithm.

The receive transceivers can be set into one of two modes, manual or automatic. In automatic mode, a state machine internal to the transceiver controls the training. In manual mode, the external logic must take care of the transceiver training by using either lock-to-refclk (LTR) or lock-to-data (LTD) mode.

In LTR mode, a state machine internal to the receive transceiver uses the applied reference clock for operation. In this mode, the core samples the incoming data using the `refclk` signal and does not perform clock recovery. The sampling clock is not locked to the incoming data stream. This mode is used for transceiver training and in the oversampling modes of SD-SDI. In this mode, the `rx_clkout` signal of the transceiver is a mirror of the reference clock.

In LTD mode, a state machine internal to the receive transceiver uses the clock generated by the CDR circuitry. The CDR extracts a clock from the incoming data stream and uses the clock to sample the incoming data. The sampling clock locks to the incoming data. This mode can only be used once the transceiver has been trained. Use this mode to recover data for HD and 3G streams. In this mode, the `rx_clkout` signal of the transceiver locks to the data.

#### Related Information

[Detect Video Standard](#) on page 4-15

## Descrambler

This submodule implements data descrambling as defined in the SMPTE259 and SMPTE292 specifications. This submodule is similar to the scrambler submodule, where it implements the reverse of the scrambling applied to the data. This submodule uses an LFSR and also implements NRZI.

## TRS Aligner

The TRS aligner word aligns the descrambled receiver data until the bit order of the output data and the original video data are the same. The EAV and SAV sequences determine the correct word alignment.

**Table 4-3: EAV and SAV Sequences**

Table below lists the sequence pattern for each video standard.

Video Standard	EAV and SAV Sequences
SD-SDI	3FF 000 000
HD-SDI	3FF 3FF 000 000 000 000
3G-SDI Level A	3FF 3FF 000 000 000 000
3G-SDI Level B	3FF 3FF 3FF 3FF 000 000 000 000 000 000 000

The TRS aligner matches the selected pattern in the descrambled receiver data. If the aligner detects a pattern at any of the possible word alignments, it raises a flag and indicates the matched alignment. This process applies continuously to the receiver data.

In the second stage, the TRS aligner determines the correct word alignment for the data. The aligner looks for three consecutive TRSs with the same alignment and then stores that alignment. If the aligner subsequently detects two consecutive TRSs with a different alignment, then it stores this new alignment.

In the final stage, the TRS aligner applies a barrel shift function to the received data to generate the correctly aligned parallel word output. The barrel shifter allows the design to instantly switch from one alignment to another.

## 3Gb Demux

This submodule demultiplexes the Y link A, C link A, Y link B, and C link B from the received 20-bit data for further processing. This submodule is mainly for 3G-SDI level B operation and it is required in 3G-SDI and triple rate SDI modes.

If you enable the option for level B to level A conversion, the FIFO buffer within this submodule is instantiated to transfer the received data across asynchronous clocks. This process is described in the *Level B to Level A conversion* section.

### Related Information


- [Level B to Level A Conversion](#) on page 2-3

## Extract Line

The HD-SDI includes the current video line number as part of the EAV extension words. The insert line submodule encodes the 11-bit line number in two of these extension words as defined in the SMPTE292M specification.

This submodule decodes the data words and registers them when the Match TRS submodule indicates that the current words are LN0 and LN1 extension words.

**Figure 4-18: Line Number Extraction**



## Extract VPID

This submodule detects one 10-bit Y data stream from an interface and extracts the VPID packet present in that data stream. For dual link HD-SDI interfaces, you need two of these modules to look for VPID packets on the Y data streams of both links. For 3G-SDI level B operation, the insert VPID submodule inserts the VPID packets as they would be in a dual link HD SDI (SMPTE372) interface. The 3G-SDI data streams must be unpacked into two HD SDI data streams, and you need two of these modules to extract the VPID packets from the Y data streams of both links.

This submodule outputs a valid signal which indicates that a valid VPID packet data is present on the submodule's payload output port. The submodule updates this payload each time it detects an error-free SMPTE352 packet. The submodule discards erroneous packets like checksum error and the payload port retains the information from the last good packet. The valid output signal goes high immediately upon

receiving a good packet. If the submodule detects erroneous packets or the packets are no longer present, the valid output signal remains high for a number of frames or fields after the last good packet is received. This submodule provides all four bytes of the VPID data on its payload output port.

## Detect Format

This submodule monitors the line and frame timing of an incoming SDI stream. It generates various flags to indicate whether the receive stream is locked.

This submodule implements a pixel counter and a line counter. These counters are driven from the pixel clock and synchronous pulses. The basic approach is to measure a synchronous pulse over time and detect if it is consistent over a number of lines or frames. In this manner, the core can track whether the incoming SDI is stable and locked.

The word counter monitors the EAV and SAV positions in the incoming video. This is done by incrementing a counter on each valid word and storing the count value when an EAV or SAV is seen. If the count values are the same as a predefined value, the incoming video is determined to be TRS locked. The predefined value is set to 6, therefore after six consecutive lines of the same EAV and SAV timing, the `rx_trs_locked` signal is active. An enhancement allows a predefined value of consecutive missed EAV or SAV to be tolerated without deasserting the `rx_trs_locked` signal. For example, if the predefined value is 4, this means four consecutive missed EAVs does not deassert the `rx_trs_locked` signal but five consecutive missed EAVs will deassert the signal.

The line counter increments at the start of each video line. When the first active line of a field or frame is found, the line counter starts incrementing until the last active line of the same field or frame.

To determine the video format, a comparison logic compares the word and line count values in the video stream against the known values predefined for various video formats. The search is done sequentially from one known value to another.

- If the logic finds a match, the core is determined to be frame locked and the `rx_frame_locked` signal is active. The core reports the matched known value as `rx_format`.
- If the logic does not find any match and the count is consistent over two video frames, the `rx_frame_locked` signal will still be active but the `rx_format` will stay asserted.

These values are used to compare with the word and line counts found in the subsequent video fields or frames. The core allows a predefined value of consecutive mismatch fields or frames to be tolerated without the `rx_frame_locked` signal. For example, if the predefined value is 4, this means four consecutive mismatch fields or frames does not deassert the `rx_frame_locked` signal but five consecutive mismatch fields or frames will deassert the signal.

## Sync Streams

This submodule is required in the HD-SDI dual link receiver as it synchronizes and deskews both data streams received by two separate transceivers of link A and link B.

This submodule contains two FIFO buffers, where each buffer holds and transfers received data and miscellaneous signals like line number and CRC error for each link. The read operation on both FIFO buffers begin when the control state machine detects that both links are alignment locked (`rx_align_locked` is active). If a TRS is first seen on link A but not link B, the control state machine halts reading from FIFO buffer link A until TRS is seen on link B. This is also similar to the case when a TRS is first seen on link B but not link A. Then, the core is considered locked and `rx_dl_locked` signal is active. The SMPTE 372 specification defines that the timing difference between link A and link B must not exceed 40 ns.

When the core is locked, the control state machine continuously sees TRS from both FIFO buffers at the same time. If not, both links might have unaligned but it does not necessarily become TRS or frame unlocked. The control state machine aligns both links at the next TRS without deasserting the `rx_dl_locked` signal. The control state machine only deasserts the `rx_dl_locked` signal when the `rx_trs_locked` signal is deasserted.

## Convert SD Bits

This submodule is enabled when you set the **SD Interface Bit Width** parameter option to 20. This submodule converts the SD parallel data in 20 bits back to 10 bits format required for further processing.

This submodule contains a clock enable generator to generate two data valid pulses at every 11th clock cycle of the `tx_pclk` domain. Each time the data valid signal is asserted, this block will alternately output the lower 10 bits and upper 10 bits of the SD 20-bit interface data to the downstream logic.

## Clocking Scheme

To reduce design complexity and logic resource utilization, the SDI II IP core implements a clock enable generator submodule to replace both the PLL at the parallel clock domain and the FIFO buffer in the transceiver interface block.

For the oversampling rate, the SDI II IP core clocking scheme is standardized by applying an oversampling rate of 11 times for SD-SDI, dual, and triple rate modes.

### Related Information

[Clock Enable Generator](#) on page 4-13

## SDI II IP Core Signals

The following tables list the SDI II IP core signals by components.

- Protocol blocks—transmitter, receiver
- Transceiver blocks—PHY management, PHY adapter, hard transceiver

**Note:** These signals are applicable for Arria V, Arria 10, Cyclone V, and Stratix V devices unless specified otherwise.

**Table 4-4: Transmitter Protocol Signals**

Signal	Width	Direction	Description
<code>tx_rst</code>	1	Input	Transmitter reset signal. This signal is active high and level sensitive. This reset signal must be synchronous to <code>tx_coreclk</code> clock domain.

Signal	Width	Direction	Description
tx_pclk	1	Input	Transmitter parallel clock input. Driven by the tx_clkout signal. <ul style="list-style-type: none"> <li>SD-SDI = 148.5 MHz</li> <li>HD-SDI = 74.25 MHz or 74.175 MHz</li> <li>3G-SDI = 148.5 MHz or 148.35 MHz</li> <li>HD-SDI Dual Link = 74.25 MHz or 74.175 MHz</li> <li>Dual Standard = 148.5 MHz or 148.35 MHz</li> <li>Triple Standard = 148.5 MHz or 148.35 MHz</li> </ul>
tx_enable_crc	1	Input	Enables CRC insertion for all modes except SD-SDI.
tx_enable_ln	1	Input	Enables LN insertion for all modes except SD-SDI.
tx_ln	11	Input	Transmitter line number. Not applicable when you disable the <b>Insert Video Payload ID (SMPTE 352M)</b> option in SD-SDI.
tx_std	2	Input	Transmitter video standard. Applicable for 3G-SDI, dual standard and triple standard only. <ul style="list-style-type: none"> <li>SD-SDI = 00</li> <li>HD-SDI = 01</li> <li>3G-SDI Level B = 10</li> <li>3G-SDI Level A = 11</li> </ul>
tx_datain	20	Input	User-supplied transmitter parallel data. <ul style="list-style-type: none"> <li>SD-SDI = bits 19:10 unused; bits 9:0 C, Y, Cr, Y multiplex</li> <li>HD-SDI = bits 19:10 Y; bits 9:0 C</li> <li>HD-SDI dual link = bits 19:10 Y link A, bits 9:0 C link A</li> <li>3G-SDI Level A = bits 19:10 Y; bits 9:0 C</li> <li>3G-SDI Level B = bits 19:10 C, Y multiplex (link A); bits 9:0 C, Y multiplex (link B)</li> <li>Dual Standard = bits 19:10 Y; bits 9:0 C</li> <li>Triple Standard = bits 19:10 Y; bits 9:0 C.</li> </ul>
tx_datain_valid	1	Input	Transmitter parallel data valid. The timing (H: High, L: Low) must be synchronous to tx_pclk clock domain and have the following settings: <ul style="list-style-type: none"> <li>SD-SDI = 1H 4L 1H 5L</li> <li>HD-SDI = H</li> <li>3G-SDI = H</li> <li>HD-SDI Dual Link = H</li> <li>Dual standard = SD (1H 4L 1H 5L); HD (1H 1L)</li> <li>Triple standard = SD (1H 4L 1H 5L); HD (1H 1L); 3G (H)</li> </ul> Otherwise, this signal can be driven by the tx_dataout_valid signal for SD-SDI, dual standard, and triple standard.
tx_trs	1	Input	Transmitter TRS input. For use in LN, CRC, or VPID insertion. Assert this signal on first word of both EAV and SAV TRSs.

Signal	Width	Direction	Description
tx_ln_b	11	Input	Transmitter line number for link B. For use in 3G-SDI, HD-SDI dual link, and triple standard line number insertion.
tx_datain_b	20	Input	User-supplied transmitter parallel data for link B. Applicable for HD-SDI dual link mode only. <ul style="list-style-type: none"> <li>HD-SDI dual link = bits 19:10 Y link B, bits 9:0 C link B</li> </ul>
tx_datain_valid_b	1	Input	Transmitter parallel data valid for link B. Applicable for HD-SDI dual link mode only. <ul style="list-style-type: none"> <li>HD-SDI dual link = H</li> </ul>
tx_trs_b	1	Input	Transmitter TRS input for link B. For use in HD-SDI dual link mode LN, CRC, or VPID insertion. Assert this signal on first word of both EAV and SAV TRSs.
tx_dataout	20	Output	Transmitter parallel data out.
tx_dataout_valid	1	Output	Data valid generated by the core. This signal can be used to drive tx_datain_valid. The timing (H: High, L: Low) must be synchronous to tx_pclk clock domain and have the following settings: <ul style="list-style-type: none"> <li>SD-SDI = 1H 4L 1H 5L</li> <li>HD-SDI = H</li> <li>3G-SDI = H</li> <li>HD-SDI Dual Link = H</li> <li>Dual standard = SD (1H 4L 1H 5L); HD (1H 1L)</li> <li>Triple standard = SD (1H 4L 1H 5L); HD (1H 1L); 3G (H)</li> </ul>
tx_dataout_b	20	Output	Transmitter parallel data out for link B. Applicable for HD-SDI dual link transmitter protocol configuration only.
tx_dataout_valid_b	1	Output	Data valid generated by the core for link B. Applicable for HD-SDI dual link mode only. The timing (H: High, L: Low) is identical to the tx_dataout_valid signal and is synchronous to tx_pclk clock domain.
tx_std_out	2	Output	Indicates the transmitted video standard. Applicable for 3G-SDI, dual standard, and triple standard modes only.
tx_vpid_overwrite	1	Input	When a VPID is embedded in the video stream, the core enables this signal to overwrite the existing VPID. No effect when disabled.  Applicable only when you enable the <b>Insert Video Payload ID (SMPTE 352M)</b> option.
tx_vpid_byte1	8	Input	The core inserts VPID byte 1.  Applicable only when you enable the <b>Insert Video Payload ID (SMPTE 352M)</b> option.

Signal	Width	Direction	Description
tx_vpid_byte2	8	Input	The core inserts VPID byte 2. Applicable only when you enable the <b>Insert Video Payload ID (SMPTE 352M)</b> option.
tx_vpid_byte3	8	Input	The core inserts VPID byte 3. Applicable only when you enable the <b>Insert Video Payload ID (SMPTE 352M)</b> option.
tx_vpid_byte4	8	Input	The core inserts VPID byte 4. Applicable only when you enable the <b>Insert Video Payload ID (SMPTE 352M)</b> option.
tx_vpid_byte1_b	8	Input	The core inserts VPID byte 1 for link B. For 3G-SDI, HD-SDI dual link, and triple standard modes only. Applicable only when you enable the <b>Insert Video Payload ID (SMPTE 352M)</b> option.
tx_vpid_byte2_b	8	Input	The core inserts VPID byte 2 for link B. For 3G-SDI, HD-SDI dual link, and triple standard modes only. Applicable only when you enable the <b>Insert Video Payload ID (SMPTE 352M)</b> option.
tx_vpid_byte3_b	8	Input	The core inserts VPID byte 3 for link B. For 3G-SDI, HD-SDI dual link, and triple standard modes only. Applicable only when you enable the <b>Insert Video Payload ID (SMPTE 352M)</b> option.
tx_vpid_byte4_b	8	Input	The core inserts VPID byte 4 for link B. For 3G-SDI, HD-SDI dual link, and triple standard modes only. Applicable only when you enable the <b>Insert Video Payload ID (SMPTE 352M)</b> option.
tx_line_f0	11	Input	Line number of field 0 (F0) of inserted VPID. Applicable only when you enable the <b>Insert Video Payload ID (SMPTE 352M)</b> option.
tx_line_f1	11	Input	Line number of field 1 (F1) of inserted VPID. Applicable only when you enable the <b>Insert Video Payload ID (SMPTE 352M)</b> option.



Table 4-5: Receiver Protocol Signals

Signal	Width	Direction	Description
rx_std	2	Output	Receiver video standard. Applicable for 3G-SDI, dual standard, and triple standard modes only. <ul style="list-style-type: none"> <li>SD-SDI = 00</li> <li>HD-SDI = 01</li> <li>3G-SDI Level B = 10</li> <li>3G-SDI Level A = 11</li> </ul>
rx_std_in	2	Input	Indicates the received video standard. Applicable for 3G-SDI, dual standard, and triple standard modes only.
rx_clk_in	1	Input	Receiver protocol clock input. This signal must be driven by the rx_clkout clock signal from the transceiver block.
rx_rst_proto_in	1	Input	Receiver protocol reset signal. This signal must be driven by the rx_rst_proto_out reset signal from the transceiver block.
rx_clk_in_b	1	Input	Receiver protocol clock input for link B. This signal must be driven by the rx_clkout_b clock signal from the transceiver block. For HD-SDI dual link configuration only.
rx_rst_proto_in_b	1	Input	Receiver protocol reset signal for link B. This signal must be driven by the rx_rst_proto_out_b reset signal from the transceiver block. For HD-SDI dual link receiver protocol configuration only.
rx_dataout	20	Output	Receiver parallel data out.
rx_dataout_valid	1	Output	Data valid from the oversampling logic. The receiver asserts this signal to indicate current data on rx_dataout is valid. The timing (H: High, L: Low) for each video standard has the following settings: <ul style="list-style-type: none"> <li>SD-SDI = 1H 4L 1H 5L</li> <li>HD-SDI = H</li> <li>3G-SDI = H</li> <li>HD-SDI Dual Link = H</li> <li>Dual standard = SD (1H 4L 1H 5L); HD (H)</li> <li>Triple standard = SD (1H 4L 1H 5L); HD (H); 3G (H)</li> </ul>
rx_f	1	Output	Field bit timing signal. This signal indicates which video field is currently active. For interlaced frame, 0 means first field (F0) while 1 means second field (F1). For progressive frame, the value is always 0.
rx_v	1	Output	Vertical blanking interval timing signal. The receiver asserts this signal when the vertical blanking interval is active.
rx_h	1	Output	Horizontal blanking interval timing signal. The receiver asserts this signal when the horizontal blanking interval is active.
rx_ap	1	Output	Active picture interval timing signal. The receiver asserts this signal when the active picture interval is active.

Signal	Width	Direction	Description
rx_format	4	Output	<p>Indicates the format for the received video.</p> <ul style="list-style-type: none"> <li>SMPTE259M 525i = 0000</li> <li>SMPTE259M 625i = 0001</li> <li>SMPTE274M 1080i60/59.94 = 0100</li> <li>SMPTE274M 1080i50/1080sF25 = 0101</li> <li>SMPTE274M 1080p24/23.98 = 0110</li> <li>SMPTE296M 720p60/59.94 = 0111</li> <li>SMPTE296M 720p50 = 1000</li> <li>SMPTE296M 720p30/29.97 = 1001</li> <li>SMPTE296M 720p25 = 1010</li> <li>SMPTE296M 720p24/23.98 = 1011</li> <li>SMPTE274M 1080p30/29.97/60/59.94 = 1100</li> <li>SMPTE274M 1080p25/50 = 1101</li> <li>SMPTE274M 1080sF24 = 1110</li> <li>Others = Reserved</li> </ul> <p>To differentiate between video format with 1 and 1/1.001 rate, you have to also refer to the rx_clkout_is_ntsc_paln output signal. For example, if rx_format = 0100, rx_clkout_is_ntsc_paln = 1, then the format for the received video is 1080i59.94. Otherwise, it is 1080i60.</p> <p>To differentiate between video format across HD and 3G interfaces, you have to also refer to the rx_std output signal. For example, if rx_format = 1100 and rx_clkout_is_ntsc_paln = 0, rx_std = 01, then the received video format is 1080p30. If the rx_std = 11 or 10, then the received video format is 1080p60.</p> <p>The video formats indicated are for 4:2:2 10-bit data mapping only. For other mappings, the indicated format may be inaccurate.</p> <p><b>Note:</b> For 3G-SDI, HD-SDI dual link, and triple standard modes, you may get an inconsistent format detection if the incoming data does not include a VPID packet.</p>
rx_eav	1	Output	Receiver output that indicates current TRS is EAV. This signal is asserted at the fourth word of TRS, which is the XYZ word.
rx_trs	1	Output	Receiver output that indicates current word is TRS. This signal is asserted at the first word of 3FF 000 000 TRS.
rx_align_locked	1	Output	Alignment locked, indicating that a TRS has been spotted and word alignment is performed.
rx_trs_locked	1	Output	TRS locked, indicating that six consecutive TRSs with same timing has been spotted.
rx_frame_locked	1	Output	Frame locked, indicating that multiple frames with same timing has been spotted.

Signal	Width	Direction	Description
rx_ln	1	Output	Receiver line number output. Applicable for all modes except SD-SDI.
rx_ln_b	1	Output	Receiver line number output for link B. Applicable for 3G-SDI, HD-SDI dual link, and triple standard modes only.
rx_clkout	1	Output	Receiver CDR clock output.
rx_clkout_b	1	Output	Receiver CDR clock output for link B.
rx_dataout_b	20	Output	Receiver parallel data out for link B. Applicable for HD-SDI dual link configuration only.
rx_dataout_valid_b	1	Output	Data valid from the oversampling logic. The receiver asserts this signal to indicate current data on rx_dataout_b is valid. The timing (H: High, L: Low) for each video standard is identical to the rx_dataout_valid signal.
rx_align_locked_b	1	Output	Alignment locked for link B, indicating that a TRS has been spotted and word alignment is performed. Applicable for HD-SDI dual link configuration only.
rx_trs_locked_b	1	Output	TRS locked for link B, indicating that six consecutive TRSs with same timing has been spotted. Applicable for HD-SDI dual link configuration only.
rx_frame_locked_b	1	Output	Frame locked for link B, indicating that multiple frames with same timing has been spotted.
rx_dl_locked	1	Output	Dual link locked, indicating that both ports are aligned. Applicable for HD-SDI dual link configuration only.
rx_trs_loose_lock_out	1	Output	Indicates that the receiver protocol block detects a single and valid TRS locking signal. This signal must be used to drive rx_trs_loose_lock_in of the receiver transceiver block.
rx_trs_loose_lock_out_b	1	Output	Indicates that the receiver protocol block for link B detects a single and valid TRS locking signal. This signal must be used to drive rx_trs_loose_lock_in_b of the receiver transceiver block. Applicable for HD-SDI dual link configuration only.
rx_line_f0	11	Output	Line number of field 0 (F0) of the VPID location. Requires two complete frames to update this signal.  Applicable only when you enable the <b>Extract Video Payload ID (SMPTE 352M)</b> option.
rx_line_f1	11	Output	Line number of field 1 (F1) of the VPID location. Requires two complete frames to update this signal.  Applicable only when you enable the <b>Extract Video Payload ID (SMPTE 352M)</b> option.

Signal	Width	Direction	Description
rx_crc_error_c	1	Output	CRC error on chroma channel. Applicable only when you enable CRC checking. Applicable for all modes except SD-SDI.
rx_crc_error_y	1	Output	CRC error on luma channel. Applicable only when you enable CRC checking. Applicable for all modes except SD-SDI.
rx_crc_error_c_b	1	Output	CRC error on chroma channel for link B. Applicable only when you enable CRC checking. Applicable for 3G-SDI, HD-SDI dual link, and triple standard modes only.
rx_crc_error_y_b	1	Output	CRC error on luma channel for link B. Applicable only when you enable CRC checking. Applicable for 3G-SDI, HD-SDI dual link, and triple standard modes only.
rx_vpid_byte1	8	Output	The core extracts VPID byte 1. Applicable only when you enable the <b>Extract Video Payload ID (SMPTE 352M)</b> option.
rx_vpid_byte2	8	Output	The core extracts VPID byte 2. Applicable only when you enable the <b>Extract Video Payload ID (SMPTE 352M)</b> option.
rx_vpid_byte3	8	Output	The core extracts VPID byte 3. Applicable only when you enable the <b>Extract Video Payload ID (SMPTE 352M)</b> option.
rx_vpid_byte4	8	Output	The core extracts VPID byte 4. Applicable only when you enable the <b>Extract Video Payload ID (SMPTE 352M)</b> option.
rx_vpid_valid	1	Output	Indicates that the extracted VPID is valid. Applicable only when you enable the <b>Extract Video Payload ID (SMPTE 352M)</b> option.
rx_vpid_checksum_error	1	Output	Indicates that the extracted VPID has a checksum error. Applicable only when you enable the <b>Extract Video Payload ID (SMPTE 352M)</b> option.
rx_vpid_byte1_b	8	Output	The core extracts VPID byte 1 for link B. For 3G-SDI, HD-SDI dual link, and triple standard modes only. Applicable only when you enable the <b>Extract Video Payload ID (SMPTE 352M)</b> option.
rx_vpid_byte2_b	8	Output	The core extracts VPID byte 2 for link B. For 3G-SDI, HD-SDI dual link, and triple standard modes only. Applicable only when you enable the <b>Extract Video Payload ID (SMPTE 352M)</b> option.

Signal	Width	Direction	Description
rx_vpid_byte3_b	8	Output	The core extracts VPID byte 3 for link B. For 3G-SDI, HD-SDI dual link, and triple standard modes only.  Applicable only when you enable the <b>Extract Video Payload ID (SMPTE 352M)</b> option.
rx_vpid_byte4_b	8	Output	The core extracts VPID byte 4 for link B. For 3G-SDI, HD-SDI dual link, and triple standard modes only.  Applicable only when you enable the <b>Extract Video Payload ID (SMPTE 352M)</b> option.
rx_vpid_valid_b	1	Output	Indicates that the extracted VPID for link B is valid. For 3G-SDI, HD-SDI dual link, and triple standard modes only.  Applicable only when you enable the <b>Extract Video Payload ID (SMPTE 352M)</b> option.
rx_vpid_checksum_error_b	1	Output	Indicates that the extracted VPID for link B has a checksum error. For 3G-SDI, HD-SDI dual link, and triple standard modes only.  Applicable only when you enable the <b>Extract Video Payload ID (SMPTE 352M)</b> option.

Table 4-6: Transceiver (PHY Management, PHY Adapter, and Hard Transceiver) Signals

Signal	Width	Direction	Description
rx_rst	1	Input	Reset signal for the receiver. This signal is active high and level sensitive. This reset signal must be synchronous to the rx_coreclk or rx_coreclk_hd clock domain.
rx_coreclk	1	Input	148.5-MHz or 148.35-MHz receiver controller clock input. The frequency of this signal must be similar to the frequency of the xcvr_refclk signal. Not applicable for HD-SDI and HD-SDI dual link modes.
rx_coreclk_hd	1	Input	74.25-MHz or 74.175-MHz receiver controller clock input. The frequency of this signal must be similar to the frequency of the xcvr_refclk signal. Applicable for HD-SDI and HD-SDI dual link modes only.
tx_coreclk	1	Input	148.5-MHz or 148.35-MHz transmitter clock input signal. Not applicable for HD-SDI and HD-SDI dual link modes.
tx_coreclk_hd	1	Input	74.25-MHz or 74.175-MHz transmitter clock input signal. Applicable for HD-SDI and HD-SDI dual link modes only.

Signal	Width	Direction	Description
<code>xcvr_refclk</code>	1	Input	<p>Clock input for the hard transceiver. Only a single reference clock frequency is required for the receiver to support both 1 and 1/1.001 rate.</p> <p>For example, a clock frequency of 148.5 MHz for the triple standard receiver can receive both 2.97 Gbps and 2.967 Gbps video stream. But a clock frequency of 148.5 MHz and 148.35 MHz are required to transmit 2.97 Gbps and 2.967 Gbps video stream, respectively.</p> <ul style="list-style-type: none"> <li>SD-SDI = 148.5 MHz or 148.35 MHz</li> <li>HD-SDI = 74.25 MHz or 74.175 MHz</li> <li>3G-SDI = 148.5 MHz or 148.35 MHz</li> <li>HD-SDI Dual Link: 74.25 MHz or 74.175 MHz</li> <li>Dual Standard: 148.5 MHz or 148.35 MHz</li> <li>Triple Standard: 148.5 MHz or 148.35 MHz</li> </ul> <p><b>Note:</b> Not applicable for Arria 10 devices.</p>
<code>xcvr_refclk_alt</code>	1	Input	<p>Alternative clock input for the hard transceiver. The frequency of this signal must be the alternate frequency value of the <code>xcvr_refclk</code> signal.</p> <ul style="list-style-type: none"> <li>HD-SDI = 74.25 MHz or 74.175 MHz</li> <li>3G-SDI = 148.5 MHz or 148.35 MHz</li> <li>HD-SDI Dual Link: 74.25 MHz or 74.175 MHz</li> <li>Dual Standard: 148.5 MHz or 148.35 MHz</li> <li>Triple Standard: 148.5 MHz or 148.35 MHz</li> </ul> <p>Applicable only when you enable the <b>Tx PLL Dynamic Switching</b> option.</p> <p><b>Note:</b> Not applicable for Arria 10 devices.</p>
<code>xcvr_refclk_sel</code>	1	Input	<p>TX PLL select signal for the transceiver reset controller.</p> <ul style="list-style-type: none"> <li>0 = Lock TX PLL using TX PLL0</li> <li>1 = Lock TX PLL using TX PLL1</li> </ul> <p>Applicable only when you enable the <b>TX PLL Dynamic Switching</b> option.</p> <p><b>Note:</b> Not applicable for Arria 10 devices.</p>
<code>rx_trs_loose_lock_in</code>	1	Input	<p>Indicates that the receiver protocol block detects a single and valid TRS locking signal. This signal must be driven by <code>rx_trs_loose_lock_out</code> of the receiver protocol block.</p> <p><b>Note:</b> Not applicable for Arria 10 devices.</p>

Signal	Width	Direction	Description
rx_trs_loose_lock_in_b	1	Input	<p>Indicates that the receiver protocol block for link B detects a single and valid TRS locking signal. This signal must be driven by rx_trs_loose_lock_out_b of the receiver protocol block.</p> <p>Applicable for HD-SDI dual link receiver transceiver configuration only.</p> <p><b>Note:</b> Not applicable for Arria 10 devices.</p>
sdi_rx	1	Input	<p>Serial input signal for the hard transceiver.</p> <p><b>Note:</b> Not applicable for Arria 10 devices.</p>
sdi_rx_b	1	Input	<p>Serial input signal for the hard transceiver (link B). Applicable for HD-SDI dual link configuration only.</p> <p><b>Note:</b> Not applicable for Arria 10 devices.</p>
reconfig_to_xcvr	70N	Input	<p>Dynamic reconfiguration input for the hard transceiver, where N is the reconfiguration interface.</p> <ul style="list-style-type: none"> <li>N = 1 for receiver</li> <li>N = 2 for transmitter and bidirectional</li> </ul> <p><b>Note:</b> Not applicable for Arria 10 devices.</p>
reconfig_from_xcvr	46N	Output	<p>Dynamic reconfiguration output for the hard transceiver, where N is the reconfiguration interface.</p> <ul style="list-style-type: none"> <li>N = 1 for receiver</li> <li>N = 2 for transmitter and bidirectional</li> </ul> <p><b>Note:</b> Not applicable for Arria 10 devices.</p>
reconfig_to_xcvr_b	70N	Input	<p>Dynamic reconfiguration input for the hard transceiver (link B), where N is the reconfiguration interface. For HD-SDI dual link configuration only.</p> <ul style="list-style-type: none"> <li>N = 1 for receiver</li> <li>N = 2 for transmitter and bidirectional</li> </ul> <p><b>Note:</b> Not applicable for Arria 10 devices.</p>

Signal	Width	Direction	Description
reconfig_from_xcvr_b	46N	Output	<p>Dynamic reconfiguration output for the hard transceiver (link B), where N is the reconfiguration interface. For HD-SDI dual link configuration only.</p> <ul style="list-style-type: none"> <li>N = 1 for receiver</li> <li>N = 2 for transmitter and bidirectional</li> </ul> <p><b>Note:</b> Not applicable for Arria 10 devices.</p>
rx_coreclk_is_ntsc_paln	1	Input	<p>Indicates the incoming video rate. For use in all modes except SD-SDI.</p> <ul style="list-style-type: none"> <li>0 = PAL rate (when rx_coreclk = 148.5 MHz or rx_coreclk_hd = 74.25 MHz)</li> <li>1 = NTSC rate (when rx_coreclk = 148.35 MHz or rx_coreclk_hd = 74.175 MHz)</li> </ul>
rx_sdi_start_reconfig	1	Output	Request to start dynamic reconfiguration. Applicable for dual standard and triple standard modes only.
rx_sdi_reconfig_done	1	Input	Indicates that dynamic reconfiguration has completed. Applicable for dual standard and triple standard modes only.
rx_clkln_smpte372	1	Input	<p>Clock input for level A to level B and level B to level A operations.</p> <ul style="list-style-type: none"> <li>Level A to level B = 148.5 MHz or 148.35 MHz</li> <li>Level B to level A = 74.25 MHz or 74.175 MHz</li> </ul>
tx_rst	1	Input	Reset signal for the transmitter. This signal is active high and level sensitive. This reset signal must be synchronous to tx_coreclk clock domain.
tx_pclk	1	Input	<p>Parallel clock input signal for the transmitter. Driven by the tx_clkout signal.</p> <ul style="list-style-type: none"> <li>SD-SDI = 148.5 MHz</li> <li>HD-SDI = 74.25 MHz or 74.175 MHz</li> <li>3G-SDI = 148.5 MHz or 148.35 MHz</li> <li>HD-SDI Dual Link = 74.25 MHz or 74.175 MHz</li> <li>Dual Standard = 148.5 MHz or 148.35 MHz</li> <li>Triple Standard = 148.5 MHz or 148.35 MHz</li> </ul>
tx_datain	20	Input	<p>User-supplied parallel data signal for the transmitter.</p> <ul style="list-style-type: none"> <li>SD-SDI = bits 19:10 unused; bits 9:0 C, Y, Cr, Y multiplex</li> <li>HD-SDI = bits 19:10 Y; bits 9:0 C</li> <li>HD-SDI dual link = bits 19:10 Y link A, bits 9:0 C link A</li> <li>3G-SDI Level A = bits 19:10 Y; bits 9:0 C</li> <li>3G-SDI Level B = bits 19:10 C, Y multiplex (link A); bits 9:0 C, Y multiplex (link B)</li> <li>Dual Standard = bits 19:10 Y; bits 9:0 C</li> <li>Triple Standard = bits 19:10 Y; bits 9:0 C.</li> </ul>



Signal	Width	Direction	Description
tx_datain_valid	1	Input	<p>Parallel data valid signal for the transmitter. The timing (H: High, L: Low) must be synchronous to tx_pclk clock domain and have the following settings:</p> <ul style="list-style-type: none"> <li>SD-SDI = 1H 4L 1H 5L</li> <li>HD-SDI = H</li> <li>3G-SDI = H</li> <li>HD-SDI Dual Link = H</li> <li>Dual standard = SD (1H 4L 1H 5L); HD (1H 1L)</li> <li>Triple standard = SD (1H 4L 1H 5L); HD (1H 1L); 3G (H)</li> </ul> <p>Otherwise, this signal can be driven by tx_dataout_valid for SD-SDI, dual standard, and triple standard.</p>
rx_rst_proto_out	1	Output	Reset the receiver protocol downstream logic. This generated signal is synchronous to rx_clkout clock domain and must be used to drive the rx_rst_proto_in signal of the receiver protocol block.
rx_clkout_is_ntsc_paln	1	Input	<p>Indicates the video rate received. Applicable for all modes except SD-SDI.</p> <ul style="list-style-type: none"> <li>0 = PAL rate</li> <li>1 = NTSC rate</li> </ul>
rx_dataout	20	Output	Parallel data out signal for the receiver.
rx_dataout_valid	1	Output	<p>Data valid from the oversampling logic. The receiver asserts this signal to indicate current data on rx_dataout is valid. The timing (H: High, L: Low) for each video standard must have the following settings:</p> <ul style="list-style-type: none"> <li>SD-SDI = 1H 4L 1H 5L</li> <li>HD-SDI = H</li> <li>3G-SDI = H</li> <li>HD-SDI Dual Link = H</li> <li>Dual standard = SD (1H 4L 1H 5L); HD (H)</li> <li>Triple standard = SD (1H 4L 1H 5L); HD (H); 3G (H)</li> </ul>
rx_clkout	1	Output	CDR clock output signal for the hard transceiver.
rx_pll_locked	1	Output	<p>CDR PLL locked signal for the hard transceiver.</p> <p><b>Note:</b> Not applicable for Arria 10 devices.</p>
rx_rst_proto_out_b	1	Output	Reset the receiver protocol downstream logic. Applicable for HD-SDI dual link configuration only.
rx_dataout_b	20	Output	Parallel data out signal for the receiver (link B). Applicable for HD-SDI dual link configuration only.

Signal	Width	Direction	Description
rx_dataout_valid_b	1	Output	Data valid from the oversampling logic. The receiver asserts this signal to indicate current data on rx_dataout_b is valid. The timing (H: High, L: Low) for each video standard is identical to the rx_dataout_valid signal.
rx_clkout_b	1	Output	CDR clock output signal for the hard transceiver (link B).
rx_pll_locked_b	1	Output	CDR PLL locked signal for the hard transceiver (link B). Applicable for HD-SDI dual link configuration only.  <b>Note:</b> Not applicable for Arria 10 devices.
tx_dataout_valid	1	Output	Data valid generated by the core. This signal can be used to drive tx_datain_valid. The timing (H: High, L: Low) must be synchronous to tx_pclk clock domain and have the following settings: <ul style="list-style-type: none"> <li>SD-SDI = 1H 4L 1H 5L</li> <li>HD-SDI = H</li> <li>3G-SDI = H</li> <li>HD-SDI Dual Link = H</li> <li>Dual Standard = SD (1H 4L 1H 5L); HD (1H 1L)</li> <li>Triple Standard = SD (1H 4L 1H 5L); HD (1H 1L); 3G (H)</li> </ul>
tx_dataout_valid_b	1	Output	Data valid generated by the core for link B. For HD-SDI dual link mode only. The timing (H: High, L: Low) is identical to the tx_dataout_valid signal and is synchronous to tx_pclk clock domain.
sdi_tx	1	Output	Serial output signal for the hard transceiver.  <b>Note:</b> Not applicable for Arria 10 devices.
sdi_tx_b	1	Output	Serial output signal for the hard transceiver (link B). Applicable for HD-SDI dual link configuration only.  <b>Note:</b> Not applicable for Arria 10 devices.
tx_pll_locked	1	Output	PLL locked signal (TX PLL0) for the hard transceiver.  <b>Note:</b> Not applicable for Arria 10 devices.
tx_pll_locked_alt	1	Output	PLL locked signal (TX PLL1) for the hard transceiver.  Applicable only when you enable the <b>TX PLL Dynamic Switching</b> option.  <b>Note:</b> Not applicable for Arria 10 devices.

Signal	Width	Direction	Description
tx_clkout	1	Output	PLL clock output signal for the hard transceiver. <b>Note:</b> Not applicable for Arria 10 devices.
rx_ready	1	Input	Status signal from the transceiver reset controller to indicate when Rx PHY sequence is complete. <b>Note:</b> Applicable only for Arria 10 devices.
rx_ready_b	1	Input	Status signal from the transceiver reset controller to indicate when Rx PHY sequence is complete (link B). Applicable for HD-SDI dual link receiver protocol configuration only. <b>Note:</b> Applicable only for Arria 10 devices.
gxb_ltr	1	Output	Control signal to the transceiver rx_set_locktoref input signal. Assert this signal to program the Rx CDR to lock manually to reference mode. <b>Note:</b> Applicable only for Arria 10 devices.
gxb_ltr_b	1	Output	Control signal to the transceiver rx_set_locktoref input signal. Assert this signal to program the RX CDR to lock manually to reference mode (link B). Applicable for HD-SDI dual link receiver protocol configuration only. <b>Note:</b> Applicable only for Arria 10 devices.
gxb_ltd	1	Output	Control signal to the transceiver rx_set_locktodata input signal. Assert this signal to program the RX CDR to lock manually to data mode. <b>Note:</b> Applicable only for Arria 10 devices.
gxb_ltd_b	1	Output	Control signal to the transceiver rx_set_locktodata input signal. Assert this signal to program the RX CDR to lock manually to data mode (link B). Applicable for HD-SDI dual link receiver protocol configuration only. <b>Note:</b> Applicable only for Arria 10 devices.

Signal	Width	Direction	Description
trig_rst_ctrl	1	Output	Asynchronous reset output signal to the transceiver reset controller to reset the transceiver.  <b>Note:</b> Applicable only for Arria 10 devices.

2014.08.18

UG-01125



Subscribe



Send Feedback

Additional information about the document and Altera.

## Document Revision History

Date	Version	Changes
August 2014	2014.08.18	<ul style="list-style-type: none"> <li>Added support for Arria 10 devices.</li> <li>Revised the resource utilization table with information about ALM needed and primary and secondary logic registers.</li> <li>Added information related to Arria 10 devices. <ul style="list-style-type: none"> <li>Added new parameters for <b>Example Design Options</b>.</li> <li>Added new transceiver information—for the Arria 10 devices, the SDI II IP core no longer provides the transceiver, and the TX PLL is no longer wrapped in the transceiver PHY. You must generate the transceiver and the TX PLL separately.</li> <li>Added new transceiver signals: <code>rx_ready</code>, <code>gxb_ltr</code>, <code>gxb_ltd</code>, <code>rx_ready_b</code>, <code>gxb_ltr_b</code>, <code>gxb_ltd_b</code>, and <code>trig_rst_ctrl</code>.</li> </ul> </li> <li>Added information for the newly added Arria 10 design example. <ul style="list-style-type: none"> <li>Added design example entity and simulation testbench diagram.</li> <li>Added connecting input signals: <code>rx_manual</code> and <code>rx_is_lockedto_data</code>.</li> <li>Added information about transceiver reconfiguration controller—for Arria 10 designs, the reconfiguration interface is integrated into the Arria 10 Native PHY instance and TX PLL.</li> <li>Added transceiver reconfiguration controller signals.</li> </ul> </li> <li>Added information about IP catalog and removed information about MegaWizard Plug-In Manager.</li> </ul>

© 2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at [www.altera.com/common/legal.html](http://www.altera.com/common/legal.html). Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO  
9001:2008  
Registered



Date	Version	Changes
July 2013	2013.06.28	<ul style="list-style-type: none"> <li>Added a section for each new feature: <ul style="list-style-type: none"> <li>Tx PLL Dynamic Switching</li> <li>SMPTE RP168 Switching</li> <li>SD Optional 20-bit Interface for Dual/Triple Standard</li> </ul> </li> <li>Added information about a new submodule, Convert SD Bits.</li> <li>Added information about a new parameter, <b>SD Interface Bit Width</b>.</li> <li>Added more information about the design example components—Reconfiguration Management, Reconfiguration Router, Avalon-MM Translators.</li> <li>Added more information about the design example operation: <ul style="list-style-type: none"> <li>Transceiver Dynamic Reconfiguration</li> <li>Expanding to Multiple Channels</li> </ul> </li> <li>Updated the protocol and transceiver signals table.</li> <li>Updated the resource utilization table.</li> </ul>
November 2012	2012.11.15	Initial release.

**Related Information**

- [Design Examples](#) on page 3-9  
This section describes the following design examples:
- [SDI II IP Core Signals](#) on page 4-20
- [Resource Utilization](#) on page 2-7

## How to Contact Altera

**Table 5-1: Altera Contact Information**

Contact <sup>(5)</sup>		Contact Method	Address
Technical support		Website	www.altera.com/support
Technical training		Website	www.altera.com/training
		Email	custrain@altera.com
Product literature		Website	www.altera.com/literature
Nontechnical support	General	Email	nacomp@altera.com
	Software licensing	Email	apgcs@altera.com

<sup>(5)</sup> You can also contact your local Altera sales office or sales representative.

#### Related Information

- [www.altera.com/support](http://www.altera.com/support)
- [www.altera.com/training](http://www.altera.com/training)
- [www.altera.com/literature](http://www.altera.com/literature)

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Altera:](#)

[IP-SDI-II](#) [IPR-SDI-II](#)