FAIRCHILD™

Is Now Part of

ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at
www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild_questions@onsemi.com.

FAIRCHILD™

FDMD8260LET60

Dual N-Channel Power Trench® MOSFET
60 V, 5.8 mΩ

Features

■ Extended T_J Rating to 175 °C

■ Max $r_{DS(on)}$ = 5.8 mΩ at V_{GS} = 10 V, I_D = 15 A

■ Max $r_{DS(on)}$ = 8.7 mΩ at V_{GS} = 4.5 V, I_D = 12 A

■ Ideal for Flexible Layout in Primary Side of Bridge Topology

■ 100% UIL Tested

■ Kelvin High Side MOSFET Drive Pin-out Capability

■ Termination is Lead-free and RoHS Compliant

General Description

This device includes two 60V N-Channel MOSFETs in a dual Power (3.3 mm X 5 mm) package. HS source and LS Drain internally connected for half/full bridge, low source inductance package, low $r_{DS(on)}$/Qg FOM silicon.

Applications

■ Synchronous Buck : Primary Switch of Half / Full bridge Converter for Telecom

■ Motor Bridge : Primary Switch of Half / Full bridge Converter for BLDC Motor

■ MV POL : 48V Synchronous Buck Switch

100% RoHS COMPLIANT

Power 3.3 x 5

MOSFET Maximum Ratings T_A = 25 °C unless otherwise noted.

Symbol	Parameter				Ratings	Units
V_{DS}	Drain to Source Voltage				60	V
V_{GS}	Gate to Source Voltage				±20	V
I_D	Drain Current -Continuous	T_C = 25 °C	(Note 5)		67	A
	-Continuous	T_C = 100 °C	(Note 5)		47	
	-Continuous	T_A = 25 °C	(Note 1a)		15	
	-Pulsed		(Note 4)		304	
E_{AS}	Single Pulse Avalanche Energy		(Note 3)		181	mJ
P_D	Power Dissipation	T_C = 25 °C			44	W
	Power Dissipation	T_A = 25 °C	(Note 1a)		2.5	
	Power Dissipation	T_A = 25 °C	(Note 1b)		1.1	
T_J, T_{STG}	Operating and Storage Junction Temperature Range				-55 to +175	°C

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction to Case		3.4	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	60	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1b)	130	

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
8260LT	FDMD8260LET60	Power 3.3 x 5	13 ''	12 mm	3000 units

www.fairchildsemi.com

Electrical Characteristics T_J = 25 °C unless otherwise noted.

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
Off Characteristics						
BV_{DSS}	Drain to Source Breakdown Voltage	I_D = 250 µA, V_{GS} = 0 V	60			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	I_D = 250 µA, referenced to 25 °C		33		mV/°C
I_{DSS}	Zero Gate Voltage Drain Current	V_{DS} = 48 V, V_{GS} = 0 V			1	µA
I_{GSS}	Gate to Source Leakage Current	V_{GS} = ±20 V, V_{DS} = 0 V			±100	nA
On Characteristics						
$V_{GS(th)}$	Gate to Source Threshold Voltage	V_{GS} = V_{DS}, I_D = 250 µA	1.0	1.5	3.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I_D = 250 µA, referenced to 25 °C		-6		mV/°C
$r_{DS(on)}$	Static Drain to Source On Resistance	V_{GS} = 10 V, I_D = 15 A		4.5	5.8	mΩ
		V_{GS} = 4.5 V, I_D = 12 A		6.6	8.7	
		V_{GS} = 10 V, I_D = 15 A, T_J = 125 °C		5.9	7.8	
g_{FS}	Forward Transconductance	V_{DD} = 5 V, I_D = 15 A		56		S
Dynamic Characteristics						
C_{iss}	Input Capacitance	V_{DS} = 30 V, V_{GS} = 0 V f = 1 MHz		3745	5245	pF
C_{oss}	Output Capacitance			558	785	pF
C_{rss}	Reverse Transfer Capacitance			22	50	pF
R_g	Gate Resistance		0.1	3.0	6.0	Ω
Switching Characteristics						
$t_{d(on)}$	Turn-On Delay Time	V_{DD} = 30 V, I_D = 15 A V_{GS} = 10 V, R_{GEN} = 6 Ω		12	21	ns
t_r	Rise Time			10	20	ns
$t_{d(off)}$	Turn-Off Delay Time			47	74	ns
t_f	Fall Time			11	20	ns
$Q_{g(TOT)}$	Total Gate Charge	V_{GS} = 0 V to 10 V V_{DD} = 30 V I_D = 15 A		49	68	nC
	Total Gate Charge	V_{GS} = 0 V to 5 V		25	35	nC
Q_{gs}	Gate to Source Charge			8.6		nC
Q_{gd}	Gate to Drain "Miller" Charge			5.2		nC
Drain-Source Diode Characteristics						
V_{SD}	Source to Drain Diode Forward Voltage	V_{GS} = 0 V, I_S = 15 A (Note 2)		0.8	1.3	V
		V_{GS} = 0 V, I_S = 1.6 A (Note 2)		0.7	1.2	
t_{rr}	Reverse Recovery Time	I_F = 15 A, di/dt = 100 A/µs		36	58	ns
Q_{rr}	Reverse Recovery Charge			17	30	nC

NOTES:

1. $R_{\theta JA}$ is determined with the device mounted on a 1 in^2 pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.

a. 60 °C/W when mounted on
a 1 in^2 pad of 2 oz copper

b. 130 °C/W when mounted on
a minimum pad of 2 oz copper

SS
SF
DS
DF
G

SS
SF
DS
DF
G

2. Pulse Test: Pulse Width < 300 µs, Duty cycle < 2.0 %.
3. E_{AS} of 181 mJ is based on starting T_J = 25 °C, L = 3 mH, I_{AS} = 11 A, V_{DD} = 60 V, V_{GS} = 10 V. 100% tested at L = 0.1 mH, I_{AS} = 36 A.
4. Pulsed Id please refer to Fig 11 SOA graph for more details.
5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design. .

Typical Characteristics T_J = 25 °C unless otherwise noted.

Figure 1. On-Region Characteristics

Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage

Figure 3. Normalized On Resistance vs. Junction Temperature

Figure 4. On Resistance vs. Gate to Source Voltage

Figure 5. Transfer Characteristics

Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

**Typical Characteristics** T_J = 25 °C unless otherwise noted.

Figure 7. Gate Charge Characteristics

Figure 8. Capacitance vs. Drain to Source Voltage

Figure 9. Unclamped Inductive Switching Capability

Figure 10. Maximum Continuous Drain Current vs. Case Temperature

Figure 11. Forward Bias Safe Operating Area

Figure 12. Single Pulse Maximum Power Dissipation

Typical Characteristics T_J = 25 °C unless otherwise noted.

Figure 13. Junction-to-Case Transient Thermal Response Curve

NOTES:
$Z_{\theta JC}(t) = r(t) \times R_{\theta JC}$
$R_{\theta JC} = 3.4$ °C/W
Peak $T_J = P_{DM} \times Z_{\theta JC}(t) + T_C$
Duty Cycle, $D = t_1 / t_2$

TOP VIEW

2X ⌓ 0.10 C

5.10 / 4.90

▶ B

A

6   1

PIN#1 INDICATOR

3.40 / 3.20

7   12

⌓ 0.10 C

FRONT VIEW

SEE DETAIL 'A'

LAND PATTERN RECOMMENDATION

KEEP-OUT AREA

2.35

0.42 (12X)

0.65

6   1

0.42

0.79 (12X)

3.70

1.44

0.72

0.26

7   12

0.43

3.67

4.70

5.10

BOTTOM VIEW

5.00±0.10

4.60±0.10

⊕ | 0.10 Ⓜ | C | A | B
  | 0.05 Ⓜ | C

0.72

7   12

R0.15

0.36

0.20

1.34±0.10

3.30±0.10

0.52

0.64 / 0.44 (12X)

6   1

0.65

0.37 / 0.27 (12X)

0.53

DETAIL 'A'
SCALE: 2:1

0.80 / 0.70

∥ 0.10 C

⌓ 0.08 C

0.25 / 0.15

0.05 / 0.00

SEATING PLANE

C

NOTES: UNLESS OTHERWISE SPECIFIED

A) DOES NOT FULLY CONFORM TO JEDEC REGISTRATION, MO-229 DATED 8/2012

B) ALL DIMENSIONS ARE IN MILLIMETERS.

C) DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM.

D) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

E) IT IS RECOMMENDED TO HAVE NO TRACES OR VIAS WITHIN THE KEEP OUT AREA.

F) DRAWING FILE NAME: MKT-PQFN12BREV1

PUBLICATION ORDERING INFORMATION

© Semiconductor Components Industries, LLC

www.onsemi.com