

- State-of-the-Art **EPIC-II<sup>TM</sup>** BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- High-Drive Outputs (-32-mA  $I_{OH}$ , 64-mA  $I_{OL}$ )
- High-Impedance State During Power Up and Power Down
- Parity-Error Flag With Parity Generator/Checker
- Latch for Storage of Parity-Error Flag
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Plastic (NT) and Ceramic (JT) DIPs


### description

The 'ABT853 8-bit to 9-bit parity transceivers are designed for communication between data buses. When data is transmitted from the A bus to the B bus, a parity bit is generated. When data is transmitted from the B bus to the A bus with its corresponding parity bit, the open-collector parity-error (ERR) output indicates whether or not an error in the B data has occurred. The output-enable ( $\overline{OEA}$  and  $\overline{OEB}$ ) inputs can be used to disable the device so that the buses are effectively isolated. The 'ABT853 transceivers provide true data at their outputs.


A 9-bit parity generator/checker generates a parity-odd (PARITY) output and monitors the parity of the I/O ports with the  $\overline{ERR}$  flag. The parity-error output can be passed, sampled, stored, or cleared from the latch using the latch-enable ( $\overline{LE}$ ) and clear ( $\overline{CLR}$ ) control inputs. When both  $\overline{OEA}$  and  $\overline{OEB}$  are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability.

When  $V_{CC}$  is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

SN54ABT853 . . . JT OR W PACKAGE  
SN74ABT853 . . . DB, DW, NT, OR PW PACKAGE  
(TOP VIEW)



SN54ABT853 . . . FK PACKAGE  
(TOP VIEW)



NC – No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-II is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

# SN54ABT853, SN74ABT853 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS198F – FEBRUARY 1991 – REVISED OCTOBER 1997

## description (continued)

The SN54ABT853 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74ABT853 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

FUNCTION TABLE

INPUTS						OUTPUTS AND I/Os				FUNCTION
<u>OEB</u>	<u>OEA</u>	<u>CLR</u>	<u>LE</u>	$\Sigma$ OF H	$\Sigma$ OF H	<u>A</u>	<u>B</u>	PARITY	<u>ERR</u> <sup>‡</sup>	
L	H	X	X	Odd		NA	A	L	NA	A data to B bus and generate parity
				Even				H		
H	L	X	L	NA	Odd		B	NA	H	B data to A bus and check parity
					Even				L	
H	L	H	H	NA	X		X	NA	NA	Store error flag
X	X	L	H	X	X		X	NA	NA	Clear error flag register
H	H	L	H	X			Z	Z	Z	Isolation <sup>§</sup> (parity check)
		X	L	L Odd						
		X	L	H Even						
L	L	X	X	Odd		NA	A	H	NA	A data to B bus and generate inverted parity
				Even				L		


NA = not applicable, NC = no change, X = don't care

<sup>†</sup> Summation of high-level inputs includes PARITY along with Bi inputs.

<sup>‡</sup> Output states shown assume ERR was previously high.


<sup>§</sup> In this mode, ERR (when clocked) shows inverted parity of the A bus.

## logic symbol



<sup>¶</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, NT, PW, and W packages.

logic diagram (positive logic)



Pin numbers shown are for the DB, DW, JT, NT, PW, and W packages.

ERROR-FLAG FUNCTION TABLE


INPUTS		INTERNAL TO DEVICE	OUTPUT PRESTATE	OUTPUT ERR	FUNCTION
CLR	LE	POINT P	$\overline{ERR}_{N-1} \dagger$		
L	L	L H	X	L H	Pass
H	L	L X H	X L H	L L H	Sample
L	H	X	X	H	Clear
H	H	X	L H	L H	Store

<sup>†</sup> The state of  $\overline{ERR}$  before changes at CLR, LE, or point P

# SN54ABT853, SN74ABT853 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS198F – FEBRUARY 1991 – REVISED OCTOBER 1997

## error-flag waveforms



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.



**recommended operating conditions (see Note 3)**

		SN54ABT853		SN74ABT853		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage			0.8	0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
V <sub>OH</sub>	High-level output voltage	ERR		5.5	5.5	V
I <sub>OH</sub>	High-level output current	Except ERR		-24	-32	mA
I <sub>OL</sub>	Low-level output current			48	64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate			200	200	μs/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.

# SN54ABT853, SN74ABT853 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS198F – FEBRUARY 1991 – REVISED OCTOBER 1997

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	TA = 25°C			SN54ABT853	SN74ABT853	UNIT
		MIN	TPY†	MAX	MIN	MAX	
VIK	VCC = 4.5 V, I <sub>I</sub> = -18 mA			-1.2	-1.2	-1.2	V
V <sub>OH</sub>	VCC = 4.5 V, I <sub>OH</sub> = -3 mA	2.5			2.5	2.5	V
	VCC = 5 V, I <sub>OH</sub> = -3 mA	3			3	3	
	VCC = 4.5 V	I <sub>OH</sub> = -24 mA	2		2		
		I <sub>OH</sub> = -32 mA	2*			2	
V <sub>OL</sub>	VCC = 4.5 V	I <sub>OL</sub> = 24 mA	0.55		0.55		V
		I <sub>OL</sub> = 64 mA	0.55*			0.55	
V <sub>hys</sub>			100				mV
I <sub>OH</sub>	ERR	VCC = 4.5 V, V <sub>OH</sub> = 5.5 V		50	50	50	µA
I <sub>I</sub>	Control inputs	VCC = 5.5 V, V <sub>I</sub> = VCC or GND		±1	±1	±1	µA
	A or B ports			±100	±100	±100	
I <sub>OZPU</sub> ‡	VCC = 0 to 2.1 V, V <sub>O</sub> = 0.5 V to 2.7 V, OE = X			±50	±50	±50	µA
I <sub>OZPD</sub> ‡	VCC = 2.1 V to 0, V <sub>O</sub> = 0.5 V to 2.7 V, OE = X			±50	±50	±50	µA
I <sub>OZH</sub> §	VCC = 5.5 V, V <sub>O</sub> = 2.7 V		10		10	10	µA
I <sub>OZL</sub> §	VCC = 5.5 V, V <sub>O</sub> = 0.5 V		-10		-10	-10	µA
I <sub>off</sub>	VCC = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V		±100			±100	µA
I <sub>CEX</sub>	VCC = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high		50	50	50	µA
I <sub>O</sub> ¶	VCC = 5.5 V, V <sub>O</sub> = 2.5 V	-50 -100 -200#		-50 -200#	-50 -200#	-50 -200#	mA
I <sub>CC</sub>	A or B ports	VCC = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = VCC or GND	Outputs high	1 250	450	250	µA
		Outputs low	24 38	38	38	mA	
		Outputs disabled	0.5 250	450	250	µA	
ΔI <sub>CC</sub>	Data inputs	VCC = 5.5 V, One input at 3.4 V, Other inputs at VCC or GND	Outputs enabled		1.5	1.5	mA
			Outputs disabled		50	50	µA
	Control inputs	VCC = 5.5 V, One input at 3.4 V, Other inputs at VCC or GND		1.5	1.5	1.5	mA
C <sub>i</sub>	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V		4.5			pF
C <sub>io</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V		10.5			pF

\* On products compliant to MIL-PRF-38535, this parameter does not apply.

† All typical values are at VCC = 5 V.

‡ This parameter is characterized, but not production tested.

§ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

¶ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

# This data sheet limit can vary among suppliers.

|| This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

SN54ABT853, SN74ABT853  
8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS198F – FEBRUARY 1991 – REVISED OCTOBER 1997

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)**

		$V_{CC} = 5 \text{ V}$ , $T_A = 25^\circ\text{C}$	SN54ABT853		SN74ABT853		UNIT
			MIN	MAX	MIN	MAX	
$t_W$	Pulse duration	$\overline{LE}$ high or low	3.5	3.5	3.5	3.5	ns
		CLR low	4	4	4	4	
$t_{SU}$	Setup time	B or PARITY before $\overline{LE} \downarrow$	9.4†	10.2	9.4†	9.4†	ns
		CLR before $\overline{LE} \downarrow$	2	2	2	2	
$t_H$	Hold time	B or PARITY after $\overline{LE} \downarrow$	0	0	0	0	ns
		CLR after $\overline{LE} \downarrow$	3	3	3	3	

† This data sheet limit can vary among suppliers.

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)**


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V}$ , $T_A = 25^\circ\text{C}$			SN54ABT853	SN74ABT853	UNIT	
			MIN	TYP	MAX	MIN	MAX		
$t_{PLH}$	A or B	B or A	1.2	4.8	1.2	6.4	1.2	5.3	ns
$t_{PHL}$			1	4.8†	1	5.4	1	5.3†	
$t_{PLH}$	A	PARITY	2.1	9.5	2.1	13.3	2.1	11.2	ns
$t_{PHL}$			2.5	9.7	2.5	11	2.5	11	
$t_{PLH}$	$\overline{OE}$	PARITY	1.8	8.5	1.8	13.6	1.8	10.5	ns
$t_{PHL}$			2.3	8.6	2.3	11.7	2.3	10	
$t_{PLH}$	$\overline{CLR}$	$\overline{ERR}$	1	5.5	1	6.3	1	6.2	ns
$t_{PLH}$	$\overline{LE}$	ERR	1.8	5.1	1.8	6.1	1.8	6	ns
$t_{PHL}$			1†	5.8	1†	6.7	1	6.6	
$t_{PLH}$	B or PARITY	ERR	2	10.1	2	11.8	2	11.7	ns
$t_{PHL}$			2.2†	11.5	2.2†	12.9	2.2†	12.8	
$t_{PZH}$	$\overline{OE}$	A or B or PARITY	1	5.8†	1	8.8	1	6.7†	ns
$t_{PZL}$			1.5†	5.8	1.5†	9.8	1.5†	6.7	
$t_{PHZ}$	$\overline{OE}$	A or B or PARITY	1.8†	7.3	1.8†	9.5	1.8†	7.9	ns
$t_{PLZ}$			2.1†	7.2	2.1†	8.2	2.1†	8.1	

† This data sheet limit can vary among suppliers.

# SN54ABT853, SN74ABT853 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS





SCBS198F – FEBRUARY 1991 – REVISED OCTOBER 1997

## PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	7 V
tPHZ/tPZH	Open

### LOAD CIRCUIT



NOTES: A.  $C_L$  includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 2.5$  ns,  $t_r \leq 2.5$  ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
5962-9674601Q3A	ACTIVE	LCCC	FK	28	1	None	Call TI	Level-NC-NC-NC
5962-9674601QKA	ACTIVE	CFP	W	24	1	None	Call TI	Level-NC-NC-NC
5962-9674601QLA	ACTIVE	CDIP	JT	24	1	None	Call TI	Level-NC-NC-NC
SN74ABT853DBLE	OBsolete	SSOP	DB	24		None	Call TI	Call TI
SN74ABT853DBR	ACTIVE	SSOP	DB	24	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/Level-1-235C-UNLIM
SN74ABT853DW	ACTIVE	SOIC	DW	24	25	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/Level-1-235C-UNLIM
SN74ABT853DWR	ACTIVE	SOIC	DW	24	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/Level-1-235C-UNLIM
SN74ABT853NSR	ACTIVE	SO	NS	24	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/Level-1-235C-UNLIM
SN74ABT853NT	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74ABT853PW	ACTIVE	TSSOP	PW	24	60	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74ABT853PWLE	OBsolete	TSSOP	PW	24		None	Call TI	Call TI
SN74ABT853PWR	ACTIVE	TSSOP	PW	24	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SNJ54ABT853FK	ACTIVE	LCCC	FK	28	1	None	Call TI	Level-NC-NC-NC
SNJ54ABT853JT	ACTIVE	CDIP	JT	24	1	None	Call TI	Level-NC-NC-NC
SNJ54ABT853W	ACTIVE	CFP	W	24	1	None	Call TI	Level-NC-NC-NC

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - May not be currently available - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**None:** Not yet available Lead (Pb-Free).

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<b>Products</b>		<b>Applications</b>	
Amplifiers	amplifier.ti.com	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	dataconverter.ti.com	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DSP	dsp.ti.com	Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Interface	interface.ti.com	Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Logic	logic.ti.com	Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Power Mgmt	power.ti.com	Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Microcontrollers	microcontroller.ti.com	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
		Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
		Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated