



Preliminary W27E01

128K × 8 ELECTRICALLY ERASABLE EPROM


1. GENERAL DESCRIPTION

The W27E01 is a high speed, low power consumption Electrically Erasable and Programmable Read Only Memory organized as $131,072 \times 8$ bits. It requires only one supply in the range of $5.0V \pm 10\%$ in normal read mode. The W27E01 provides an electrical chip erase function.


2. FEATURES

- Single power supply voltage:
 $5.0V \pm 10\%$
- High speed access time:
70/90 nS (max.)
- Read operating current: 30 mA (max.)
- Erase/Programming operating current:
30 mA (max.)
- Standby current: 20 μA (max.)
- +12V erase/programming voltage
- Fully static operation
- All inputs and outputs directly TTL/CMOS compatible
- Three-state outputs
- Available packages: 32-pin 600 mil DIP, 32-lead PLCC and 32-lead STSOP

3. PIN CONFIGURATIONS



4. BLOCK DIAGRAM



5. PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0 – A16	Address Inputs
Q0 – Q7	Data Inputs/Outputs
#CE	Chip Enable
#OE	Output Enable
#PGM	Program Enable
VPP	Program/Erase Supply Voltage
VDD	Power Supply
Vss	Ground
NC	No Connection

6. FUNCTIONAL DESCRIPTION

Read Mode

Like conventional UVEPROMs, the W27E01 has two control functions and both of these produce data at the outputs.

#CE is for power control and chip select. #OE controls the output buffer to gate data to the output pins. When addresses are stable, the address access time (TACC) is equal to the delay from #CE to output (TCE), and data are available at the outputs TOE after the falling edge of #OE, if TACC and TCE timings are met.

Erase Mode

The erase operation is the only way to change data from "0" to "1." Unlike conventional UVEPROMs, which use ultraviolet light to erase the contents of the entire chip (a procedure that requires up to half an hour), the W27E01 uses electrical erasure. Generally, the chip can be erased within 100 mS by using an EPROM writer with a special erase algorithm.

Erase mode is entered when VPP is raised to VPE (12V), VDD = VCE (5V), #CE low, #OE high, A9 = VHH (12V), A0 low, and all other address pins low and data input pins high. Pulsing #PGM low starts the erase operation.

Erase Verify Mode

After an erase operation, all of the bytes in the chip must be verified to check whether they have been successfully erased to "1" or not. The erase verify mode automatically ensures a substantial erase margin. This mode will be entered after the erase operation if VDD = VPE (5V), #CE low, and #OE low, #PGM high.

Program Mode

Programming is performed exactly as it is in conventional UVEPROMs, and programming is the only way to change cell data from "1" to "0." The program mode is entered when VPP is raised to VPP (12V), VDD = VCP (5V), #CE low, #OE high, the address pins equal the desired addresses, and the input pins equal the desired inputs. Pulsing #PGM low starts the programming operation.

Program Verify Mode

All of the bytes in the chip must be verified to check whether they have been successfully programmed with the desired data or not. Hence, after each byte is programmed, a program verify operation should be performed. The program verify mode automatically ensures a substantial program margin. This mode will be entered after the program operation if VPP = VPP (12V), #CE low, #OE low, and #PGM high.

Erase/Program Inhibit

Erase or program inhibit mode allows parallel erasing or programming of multiple chips with different data. When #CE high, erasing or programming of non-target chips is inhibited, so that except for the #CE, the W27E01 may have common inputs.

Standby Mode

The standby mode significantly reduces V_{DD} current. This mode is entered when $\#CE$ high. In standby mode, all outputs are in a high impedance state, independent of $\#OE$ and $\#PGM$.

Two-line Output Control

Since EPROMs are often used in large memory arrays, the W27E01 provides two control inputs for multiple memory connections. Two-line control provides for lowest possible memory power dissipation and ensures that data bus contention will not occur.

System Considerations

EPROM power switching characteristics require careful device decoupling. System designers are concerned with three supply current issues: standby current levels (I_{SB}), active current levels (I_{CC}), and transient current peaks produced by the falling and rising edges of $\#CE$. Transient current magnitudes depend on the device output's capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a $0.1 \mu F$ ceramic capacitor connected between its V_{DD} and V_{SS} . This high frequency, low inherent-inductance capacitor should be placed as close as possible to the device. Additionally, for every eight devices, a $4.7 \mu F$ electrolytic capacitor should be placed at the array's power supply connection between V_{DD} and V_{SS} . The bulk capacitor will overcome voltage slumps caused by PC board trace inductances.

7. TABLE OF OPERATING MODES

$V_{DD} = 5.0V \pm 10\%$, $V_{PP} = V_{PE} = V_{HH} = 12V$, $V_{CP} = V_{PE} = 5V$, $X = V_{IH}$ or V_{IL}

MODE	PINS							
	$\#CE$	$\#OE$	$\#PGM$	A0	A9	V_{DD}	V_{PP}	OUTPUTS
Read	V_{IL}	V_{IL}	X	X	X	V_{DD}	V_{DD}	DOUT
Output Disable	V_{IL}	V_{IH}	X	X	X	V_{DD}	V_{DD}	High Z
Standby (TTL)	V_{IH}	X	X	X	X	V_{DD}	V_{DD}	High Z
Standby (CMOS)	$V_{DD} \pm 0.3V$	X	X	X	X	V_{DD}	V_{DD}	High Z
Program	V_{IL}	V_{IH}	V_{IL}	X	X	V_{CP}	V_{PP}	DIN
Program Verify	V_{IL}	V_{IL}	V_{IH}	X	X	V_{CP}	V_{PP}	DOUT
Program Inhibit	V_{IH}	X	X	X	X	V_{CP}	V_{PP}	High Z
Erase	V_{IL}	V_{IH}	V_{IL}	V_{IL}	V_{PE}	V_{CP}	V_{PE}	FF (Hex)
Erase Verify	V_{IL}	V_{IL}	V_{IH}	X	X	V_{PE}	V_{PP}	DOUT
Erase Inhibit	V_{IH}	X	X	X	X	V_{CP}	V_{PE}	High Z
Product Identifier-Manufacturer	V_{IL}	V_{IL}	X	V_{IL}	V_{HH}	V_{DD}	V_{DD}	DA (Hex)
Product Identifier-Device	V_{IL}	V_{IL}	X	V_{IH}	V_{HH}	V_{DD}	V_{DD}	01 (Hex)

8. DC CHARACTERISTICS

Absolute Maximum Ratings

PARAMETER	RATING	UNIT
Operation Temperature	0 to +70	°C
Storage Temperature	-65 to +125	°C
Voltage on all Pins with Respect to Ground Except VDD, VPP and A9 Pins	-0.5 to VDD +0.5	V
Voltage on VDD Pin with Respect to Ground	-0.5 to +7.0	V
Voltage on VPP Pin with Respect to Ground	-0.5 to +14.5	V
Voltage on A9 Pin with Respect to Ground	-0.5 to +14.5	V

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

9. CAPACITANCE

(VDD = 5.0V ±10%, TA = 25° C, f = 1 MHz)

PARAMETER	SYMBOL	CONDITIONS	MAX.	UNIT
Input Capacitance	CIN	VIN = 0V	6	pF
Output Capacitance	COUT	VOUT = 0V	12	pF

10. READ OPERATION DC CHARACTERISTICS

(VDD = 5.0V ±10%, TA = 0 to 70° C)

PARAMETER	SYM.	CONDITIONS	LIMITS			UNIT
			MIN.	TYP.	MAX.	
Input Load Current	ILI	VIN = 0V to VDD	-5	-	5	μA
Output Leakage Current	ILO	VOUT = 0V to VDD	-10	-	10	μA
Standby VDD Current (TTL input)	ISB	#CE = VIH	-	-	1	mA
Standby VDD Current (CMOS input)	ISB1	#CE = VDD ±0.2V	-	-	100	μA
VDD Operating Current	ICC	#CE = VIL, IOUT = 0 mA, f = 5 MHz	-	-	30	mA
VPP Operating Current	IPP	VPP = VDD	-	-	10	μA
Input Low Voltage	VIL	-	-0.3	-	0.8	V
Input High Voltage	VIH	-	2.0	-	VDD +0.5	V
Output Low Voltage	VOL	IOL = 1.6 mA	-	-	0.4	V
Output High Voltage	VOH	IOH = -0.1 mA	2.4	-	-	V
VPP Operating Voltage	VPP	-	VDD -0.7	-	VDD	V

Program/Erase DC Characteristics

(T_A = 25° C , V_{DD} = 5.0V ± 10%, V_{HH} = 12V)

PARAMETER	SYM.	CONDITIONS	LIMITS			UNIT
			MIN.	TYP.	MAX.	
Input Load Current	ILI	V _{IN} = V _{IL} or V _{IH}	-10	-	10	μA
V _{DD} Program Current	I _{CP}	#CE = V _{IL} , #OE = V _{IH} , #PGM = V _{IL}	-	-	30	mA
V _{DD} Erase Current	I _{CE}	#CE = V _{IL} , #OE = V _{IH} , #PGM = V _{IL} , A9 = V _{HH}	-	-	30	mA
V _{PP} Program Current	I _{PP}	#CE = V _{IL} , #OE = V _{IH} , #PGM = V _{IL}	-	-	30	mA
V _{PP} Erase Current	I _{PE}	#CE = V _{IL} , #OE = V _{IH} , #PGM = V _{IL} , A9 = V _{HH}	-	-	30	mA
Input Low Voltage	V _{IL}	-	-0.3	-	0.8	V
Input High Voltage	V _{IH}	-	2.4	-	5.5	V
Output Low Voltage (Verify)	V _{OL}	I _{OL} = 2.1 mA	-	-	0.45	V
Output High Voltage (Verify)	V _{OH}	I _{OH} = -0.4 mA	2.4	-	-	V
A9 Silicon I.D. Voltage	V _{ID}	-	11.5	12.0	12.5	V
A9 Erase Voltage	V _{ID}	-	11.75	12.0	14.25	V
V _{PP} Program Voltage	V _{PP}	-	11.75	12.0	12.25	V
V _{PP} Erase Voltage	V _{PE}	-	11.75	12.0	14.25	V
V _{DD} Supply Voltage (Program)	V _{CP}	-	4.5	5.0	5.5	V
V _{DD} Supply Voltage (Erase)	V _{CE}	-	4.5	5.0	5.5	V
V _{DD} Supply Voltage (Erase Verify)	V _{PE}	-	-	5.0	-	V

Note: V_{DD} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.




11. AC CHARACTERISTICS

AC Test Conditions

PARAMETER	CONDITIONS
Input Pulse Levels	0V to 3.0V
Input Rise and Fall Times	5 nS
Input and Output Timing Reference Level	1.5V/1.5V
Output Load	CL = 100 pF, IOH/IOL = -0.1 mA/1.6 mA for Read IOH/IOL = -0.4 mA/2.1 mA for Program/Erase

AC Test Load and Waveforms



12. READ OPERATION AC CHARACTERISTICS

(V_{DD} = 5.0V ±10 %, T_A = 0 to 70° C)

PARAMETER	SYM.	W27E01-70		W27E01-90		UNIT
		MIN.	MAX.	MIN.	MAX.	
Read Cycle Time	TRC	70	-	90	-	nS
Chip Enable Access Time	TCE	-	70	-	90	nS
Address Access Time	TACC	-	70	-	90	nS
Output Enable Access Time	TOE	-	30	-	40	nS
#OE High to High-Z Output	TDF	-	25	-	25	nS
Output Hold from Address Change	TOH	0	-	0	-	nS

Note: V_{DD} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.

13. AC PROGRAMMING/ERASE CHARACTERISTICS


(V_{DD} = 3.3V ±10 % or 5.0V ±10 %, T_A = 25° C)

PARAMETER	SYM.	LIMITS			UNIT
		MIN.	TYP.	MAX.	
V _{PP} Setup Time	TVPS	2.0	-	-	μS
Address Setup Time	TAS	2.0	-	-	μS
Data Setup Time	TDS	2.0	-	-	μS
#PGM Program Pulse Width	TPWP	95	100	105	μS
#PGM Erase Pulse Width	TPWE	95	100	105	mS
Data Hold Time	TDH	2.0	-	-	μS
#OE Setup Time	TOES	2.0	-	-	μS
Data Valid from #OE	TOEV	-	-	150	nS
#OE High to Output High Z	TDFP	0	-	130	nS
Address Hold Time after #PGM High	TAH	0	-	-	μS
Address Hold Time (Erase)	TAHE	2.0	-	-	μS
#CE Setup Time	TCES	2.0	-	-	μS


Note: V_{DD} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.

14. TIMING WAVEFORMS

AC Read Waveform




Erase Waveform






Timing Waveforms, Continued


Programming Waveform



15. SMART PROGRAMMING ALGORITHM



16. SMART ERASE ALGORITHM



17. ORDERING INFORMATION


PART NO.	ACCESS TIME (nS)	POWER SUPPLY CURRENT MAX. (mA)	STANDBY V _{DD} CURRENT MAX. (mA)	PACKAGE
W27E01-70	70	30	20	600 mil DIP
W27E01-90	90	30	20	600 mil DIP
W27E01P-70	70	30	20	32-Lead PLCC
W27E01P-90	90	30	20	32-Lead PLCC
W27E01Q-70	70	30	20	32-Lead STSOP
W27E01Q-90	90	30	20	32-Lead STSOP

Notes:


1. Winbond reserves the right to make changes to its products without prior notice.
2. Purchasers are responsible for performing appropriate quality assurance testing on products intended for use in applications where personal injury might occur as a consequence of product failure.

18. PACKAGE DIMENSIONS

32-pin P-DIP




32-Lead PLCC



Package Dimensions, continued

32-Lead STSOP (8 x 14 mm)



Preliminary W27E01



19. VERSION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
A1	May 30, 2002	-	Initial Issued



Headquarters

No. 4, Creation Rd. III,
Science-Based Industrial Park,
Hsinchu, Taiwan
TEL: 886-3-5770066
FAX: 886-3-5665577
<http://www.winbond.com.tw/>

Taipei Office

9F, No.480, Rueiguang Rd.,
Neihu Chiu, Taipei, 114,
Taiwan, R.O.C.
TEL: 886-2-8177-7168
FAX: 886-2-8751-3579

Winbond Electronics Corporation America

2727 North First Street, San Jose,
CA 95134, U.S.A.
TEL: 1-408-9436666
FAX: 1-408-5441798

Winbond Electronics Corporation Japan

7F Daini-ueno BLDG, 3-7-18
Shinyokohama Kohoku-ku,
Yokohama, 222-0033
TEL: 81-45-4781881
FAX: 81-45-4781800

Winbond Electronics (Shanghai) Ltd.

27F, 2299 Yan An W. Rd. Shanghai,
200336 China
TEL: 86-21-62365999
FAX: 86-21-62365998

Winbond Electronics (H.K.) Ltd.

Unit 9-15, 22F, Millennium City,
No. 378 Kwun Tong Rd.,
Kowloon, Hong Kong
TEL: 852-27513100
FAX: 852-27552064

*Please note that all data and specifications are subject to change without notice.
All the trade marks of products and companies mentioned in this data sheet belong to their respective owners.*

*Publication Release Date: May 30, 2002
Revision A1*